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Resumo
Circuitos assíncronos são uma área de investigação presentemente com um largo
número de pessoas envolvidas, quer na indústria quer nos meios académicos. Após
um longo período de actividade marginal, tópicos como especicação, análise, síntese
ou vericação merecem a atenção da comunidade cientíca. Uma média anual de
publicações superior a 100 durante a última década é disso mesmo uma prova.
A taxionomia habitual de circuitos assíncronos tem por base o modelo de atraso sob o
qual se assume aqueles funcionarem correctamente. A classe dos circuitos assíncronos
independentes da velocidade (speed independent asynchronous circuits), que estão
na base do trabalho apresentado nesta tese, assumem um atraso das portas lógicas
nito mas sem limite superior conhecido e um atraso dos os de interconexão nulo
ou pelo menos desprezável face ao atraso das portas. A especicação nesta classe
é normalmente feita usando dois tipos de grafos: grafos de estados, um formalismo
tendo por base os estados do circuito, e grafos de transições de sinais, uma classe
de redes de Petri onde se descreve as relações de causalidade e concorrência entre
os eventos  transições de sinais  no circuito. Existem disponíveis ferramentas de
síntese automática de circuitos assíncronos independentes da velocidade, merecendo
Petrify a nossa especial referência.
Dois cenários não são contemplados por estas ferramentas, uma vez que infringem
uma condição necessária para a existência de uma solução puramente digital inde-
pendente da velocidade. Um é caracterizado pela existência de não-persistências
envolvendo sinais internos ou de saída, situação típica em árbitros e sincronizadores.
Uma metodologia de projecto é apresentada que permite a geração de uma solução
recorrendo ao uso de ferramentas de síntese para circuitos independentes da veloci-
dade. Um procedimento de transformação toma, à entrada, uma especicação con-
tendo não-persistências e fornece, à saída, um conjunto de componentes especiais,
que lidam com as não-persistências, e uma especicação apropriada para alimentar
a ferramenta de síntese.
Estabelece-se uma relação entre estados não persistentes e regiões concorrentes, que
actuam como secções críticas do sistema. Controlando o acesso a essas regiões,
por via da introdução de componentes especiais em hardware, parcialmente analógi-
cos, desempenhando o papel de árbitros, transferem-se os conitos para os árbitros,
cando o resto do circuito deles isento. Na metodologia proposta, toda a transfor-
mação toma a forma de um simples produto de sistemas de transições. Isto resulta
da possibilidade de representar os vários passos do procedimento de inserção dos ár-
bitros através de factores multiplicativos. O produto de sistemas de transições goza,
se visto em termos de isomorsmo e de grafo alcançável a partir do estado inicial,
das propriedades comutativa e associativa, pelo que a ordem de processamento é
irrelevante para o resultado nal.
O outro cenário corresponde à existência de não-comutatividades entre eventos de
entrada. O problema é analisado e diferentes abordagens para o ultrapassar são
apresentadas. Uma das abordagens aponta no sentido da transformação das não-
comutatividades em não-persistências, aplicando-se de seguida a metodologia desen-
volvida para estas. Uma outra abordagem sugere o controlo das não-comutatividades
por via da inserção de dispositivos especícos de arbitragem. A análise apresentada
deve ser aprofundada por forma a se denir a metodologia mais apropriada para a
resolução deste tipo de conitos.
Abstract
Asynchronous circuits are a subject of research currently with a large number of
people involved, both from academy and industry. After a long period of time
of marginal activity, topics like specication, analysis, synthesis, verication have
deserve attention of the research community. An average of more then 100 papers
per year in the last decade in an evidence of that.
The common taxonomy of asynchronous circuits is based on the delay model un-
der which they are assumed to properly operate. The class of speed independent
asynchronous circuits, which assumes an unbounded gate delay model, that is, gates
have a nite, no upper limited delay while wires interconnecting gates are assumed
to have negligible delays, underlies the work presented in this thesis. Specications
are usually described using two types of graph models: state graphs, a state-based
formalism, and signal transition graphs, a class of Petri nets. Automatic synthesis
tools exist, with Petrify deserving our special attention.
Two scenarios in specication are not accepted by these tools, because they infringe
a speed independent necessary condition. One is characterized by non-persistences
involving non-input signals, which are typical in arbiters and synchronizers. A design
methodology is presented that allows the use of existing speed independent tools to
derive an implementation for such specications. A transformation procedure takes
a specication with non-persistences at input and delivers both a net list of special
components managing the non-persistences and a specication suitable to feed the
logic synthesis tool.
Non-persistences are modeled as exclusion relations among regions, which act like
critical sections of the system. Introducing special, partial analog components, acting
as arbiters, access to these regions are controlled, transferring the conict points to
the arbiters and leaving the remainder of the specication free from conicts. In the
proposed methodology the overall transformation takes the simple form of products of
transition systems. In the region-based model used, the several steps for the insertion
of an arbiter into the specication can be represented as transition system factors.
Thus the product form can be achieved. Up to reachability and isomorphism, the
product of transition systems holds the commutative and associative properties. The
order of processing of dierent non-persistences is thus irrelevant to the nal result.
The other scenario corresponds to the existence of non-commutativities between in-
put events. The problem is analyzed and dierent approaches to solve it are discussed.
One approach suggests the transformation of the non-commutativities into non-
persistences, allowing for the subsequent application of the methodology developed
for non-persistences. Another approach suggests the control of non-commutativities
by means of the insertion of specic arbitration entities. Non-commutativities must
however be further analyzed in order to dene and develop a proper methodology to
solve this kind of conicts.
Aos meus lhos
Filipe e Catarina
À memória de meu pai
Américo Pereira
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Chapter 1
Introduction
Digital circuits are normally seen as arbitrary interconnections of logic blocks, these blocks being
simple logic gates or interconnections of smaller logic blocks. The way coordination of activity be-
tween logic blocks is carried out leads to the definition of different design styles. There are typically
two basic categories: synchronous and asynchronous. The former is characterized by the main as-
sumption that time is discrete. Figure 1.1 shows a generic block diagram of a synchronous circuit.
Loops are broken down by memory elements governed by a common periodic signal, the clock. De-
sign problems with feedback paths and hazards — undesired signal transitions — are avoided as long
as some time requirements are satisfied. Thus, in order to be properly interpreted, data is required to
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Figure 1.1: Generic synchronous circuit.
1
2 CHAPTER 1. INTRODUCTION
Logic
Combinational
Inputs Outputs
.
.
.
.
.
.
.
.
.
.
.
.
Figure 1.2: Generic asynchronous circuit.
be stable for some minimum amount of time — the setup time — before the clock signal becomes
active, and should be held constant for some amount of time — the hold time — while the circuit is
active.
Synchronous mode of operation greatly simplifies circuit design. Thus, synchronous design has been
widely investigated for a long time. As a result, a large number of techniques and tools for the
analysis, synthesis and testing of synchronous digital circuits is available. Synchronous design is the
predominant digital circuit design style.
In the asynchronous design style the discrete time assumption disappears. Figure 1.2 shows a generic
block diagram of an asynchronous circuit. Feedback lines directly connect the outputs to the inputs,
without any clock governed memory element placed in between. Design problems with feedback
paths and hazards are now real worries for the circuit designer.
State evolution of a system is no longer commanded by a global clock signal. Coordination of activity
between communicating blocks is performed through some kind of request/acknowledge protocol.
These communications take place only when required by the current computation. Thus, logic blocks
remain idle until they are requested to perform some activity. As Brzozowski say in [11] “here lies
both the strength and the weakness of asynchronous design: On the one hand, there is a potential for
increasing the average speed of the computations and lowering the power consumption. On the other
hand, there is a considerable overhead associated with the handshaking protocol”.
Different authors have addressed the advantages and disadvantages of asynchronous circuits relatively
to their synchronous counterparts. The following features are often pointed out as benefits of the
asynchronous approach [11, 41, 28, 66, 51]:
3Average-case performance: When a synchronous circuit is designed we have to guarantee that all
the possible computations have been completed before results are latched. Thus, the length
of the clock cycle must be long enough to accommodate the worst-case conditions. Many
asynchronous circuits work using completion detection mechanisms, thus exhibiting average-
case performance. If two functional blocks interact such that one requires the data produced
by another, the former can start computation as soon as the latter has completed. This can
result, for some cases, in substantial time savings. The ripple carry counter is a good example.
Its worst case delay occurs when the carry must be propagated from the least to the most
significant bit, and so, is proportional to the number of bits. However, its average-case delay is
much smaller.
Low power: In standard synchronous circuits, there is a waste of energy due to useless signal switch-
ing. Every clock cycle, the clock drivers and distribution lines are charged and discharged. The
clock signal is distributed to all memory elements, even though many portions of the circuit
are unused in a given computation. Thus, clock power dissipation represents a significant part
of the total power consumption of a circuit. In asynchronous circuits, there is no clock and
so, there is no clock power dissipation. When a functional block has nothing to do, all its sig-
nals are idled. Thus, for some technologies, like CMOS for instance, its power consumption
is quite low, except when it is doing some real work. Asynchronous circuits can require lower
power consumption than their synchronous counterparts, and appear well-suited for the design
of power efficient systems.
No clock skew: Synchronous circuit designers must devote great care to clock distribution. Clock
skew, that is, differences in arrival times of clock events at different parts of the circuit, must be
kept within some tight time interval. Often circuit operation must be slowed down in order to
accommodate the clock skew. Asynchronous circuits do not suffer from clock skew problems,
because no globally distributed clock exists.
High modularity: In the synchronous domain no direct benefit is achieved by the replacement of a
slow functional unit with a faster one. If the new unit can work at a higher clock frequency,
benefits only appear if the clock frequency of the circuit is increased. Often, this implies the
redesign of the whole system. If the speed up of the new unit has as a consequence execution
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in less clock cycles, substitution of one unit by the other implies redefinition of the synchro-
nization protocol between the unit and the rest of the circuit. Thus, at least in the neighborhood
of the unit, redesign is needed. Asynchronous circuits enjoy higher modularity. Interaction
between units is often based on a self-timed, handshake protocol and so, in general, a circuit
accommodates itself nicely to the substitution of one unit by another as long as function and
interface remain the same. This easy of composing asynchronous subsystems also allows com-
ponents from previous designs to be reused.
Easing of global timing issues: In several synchronous circuits, the system clock rate, and thus per-
formance, is determined by the slowest path. The design of all portions of a circuit must be
carefully optimized to achieved the highest possible clock rate. This may result in a substantial
effort spent in designing rarely used portions of the circuit. Many asynchronous circuits operate
at the speed of the path currently in operation. Thus, rarely used portions of the circuit can be
left unoptimized without significantly degrading overall performance.
Automatic adaptation to physical properties: Variations in fabrication, temperature and power-supply
voltage do change the delay through a circuit. In synchronous design, these factors, namely
their worst possible combination, must be considered when determining the clock rate. Asyn-
chronous circuits that sense computation completion adapt themselves to variations in physical
properties.
Robust mutual exclusion and external input handling: It is known that elements that guarantee
mutual exclusion of independent signals and elements that synchronize external signals with a
clock signal are subject to metastability ([13]). A metastable state is a state of unstable equilib-
rium a circuit can remain in for an unbounded amount of time. Thus, bounded time response,
required by synchronous design, cannot be guaranteed. The accommodation of these devices
in synchronous circuits is done under the assumption that they will respond in time. Many
asynchronous models allow blocks to spend an arbitrarily long time to complete, thus allowing
for mutual exclusion elements to leave the metastable state. Also, asynchronous circuits easily
accommodate external input signals, since there is no clock with which these signals must be
synchronized.
Along with all these potential advantages of asynchronous circuits there are also a number of draw-
5backs:
Size: an asynchronous circuit is, in general, larger than its synchronous counterpart carrying out the
same function. This may enlarge the computation time of a functional block, narrowing the
distance between the average-case performance of an asynchronous circuit and the worst-case
performance of a synchronous counterpart.
Power: the potential power savings of an asynchronous circuit can be partially absorbed, or even su-
perseded, by two reasons. In the asynchronous side, there is a power consumption degradation
due to a circuit larger size, relatively to a synchronous, equivalent function counterpart. In the
synchronous side, techniques have been used to avoid power dissipation in idle blocks. Clock
gating and selective powering up/down management are examples of them (see for instance
[35]).
Complexity: asynchronous circuits are more difficult to design than synchronous circuits. The de-
signer of a synchronous circuit can simply define the combinational logic necessary to compute
given functions, and add some latches to store the results of these computations. By setting an
appropriate clock period, worries about hazards — undesired signal transitions — are removed.
Contrarily, an asynchronous circuit can be quite sensitive to hazards and so, the designer must
guarantee a hazard-free implementation.
Design tools: synchronous designers have at their disposal a large variety of CAD tools to aid them
in the various phases of circuit implementation. However, these tools either cannot be directly
used for design asynchronous circuits or are hard to adapt.
However the panorama is changing. After a long period of time of null or almost null activity asyn-
chronous circuits started attracting the attention of the scientific community about 16 years ago. Ad
Peeters has been collecting asynchronous bibliographic references for the last years [67]. His asyn-
chronous database has, by the time this thesis was written, 1550 entries. The histogram depicted in
figure 1.3 was built using that data and shows distribution of the number of publications in the last 50
years. It is clear a growing interest since 1986 with a high activity in the last decade.
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Figure 1.3: Number of publications per year in the field of asynchronous circuits and systems.
1.1 Delay Models
Asynchronous circuits can be represented as interconnections of gates. Gates are logic components
carrying out some Boolean function. But gates are physical devices and thus, have inherent delays. If
an input of a gate changes at some time, its outputs will respond to this change only some time later.
Wires interconnecting the gates also have inherent delays. Therefore, a delay model is fundamental
in defining the dynamic behavior of an asynchronous circuit.
Often delays are modeled as single input, single output elements, with some propagation-time mag-
nitude: the output is a delayed version of the input. Gates, on their side, are seen as delay-free
components which compute some logic function. Thus an asynchronous circuit appears as an inter-
connection of components of two types, gates and delays.
Delays are characterized in different ways. From an inertial point of view, a delay can be ideal or
inertial [11, 28]. Every event on the input of an ideal delay element is propagated to the output
after a certain amount of time. Thus an ideal delay can delay the propagation of a waveform, but
does not otherwise alter it. This type of delay is also called pure [50] or perfect [79]. Figure 1.4.b
shows the waveform in figure 1.4.a after passing through an ideal delay element. The ideal delay
model is often not realistic, since it does not capture the fact that many physical devices ignore very
short pulses. That’s what the inertial delay model does. Inertial delays are characterized by a given
threshold period. Pulses shorter than this threshold are filtered out by the delay component.
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(a)
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(c)
Figure 1.4: Response of an ideal delay element (b) and an inertial delay element (c) to an input
waveform (a).
From the magnitude point of view a delay can be fixed, bounded or unbounded. In a fixed delay
model, the delay has a fixed value. In a bounded delay model, lower and upper bounds on the magni-
tude of delays are known. Brzozowski [11] distinguishes between bi-bounded and up-bounded delays
models. The former assumes delays are bounded both from below and from above by positive con-
stants. The latter assumes the lower bound is zero. The unbounded delay model assumes the bound
on the magnitude is not known, except that it is positive and finite.
Once the type of delay element has been chosen, a delay model for a given circuit can be defined
by the distribution of delay elements in the network of interconnected gates or components. Three
alternatives are normally considered for the circuit delay model: gate delay model, wire delay model
and feedback delay model. All three models are depicted in figure 1.5. In the gate delay model a delay
is associated with each gate or component in the circuit. Thus, there is exactly one delay element per
gate output. This model assumes that wires have a zero delay or that there is no difference among
the delays of different branches of the same wire, in which case, the delay of the wire can be added
to the delay of the gate. In the wire delay model there is exactly one delay element per gate input.
Different delay magnitudes among different branches of the same wire can be modeled in this delay
model. A circuit is modeled with the feedback delay model [50] if the distribution of delay elements
in the network is such that every cycle contains at least one delay element and replacing any delay
element with a wire produces a circuit in which some cycle contains no delay element.
8 CHAPTER 1. INTRODUCTION
(c)(a) (b)
Figure 1.5: Circuit delay models: gate delay (a), wire delay (b) and feedback delay (c) models.
1.2 Environment Modes
Every circuit operates in an environment that provides inputs to the circuit and accepts outputs from
the circuit. A circuit and its environment form a closed system, called a complete system [57]. Thus,
given a circuit model, it is important to define the mode of interaction between the circuit and its
environment. Three modes of operation are normally considered:
Unrestricted mode: in this mode of operation the environment may change inputs at any time, with-
out paying any attention to the state of the circuit. This is an impracticable model because a
circuit might fail to operate correctly if the inputs change too quickly or at a wrong time.
Fundamental mode: in the fundamental mode of operation, the environment can only change the
input signals when the circuit is stable. A circuit is stable if it is in a state in which its inputs,
internal signals, and outputs all have fixed values and have no tendency to change. Put in terms
of the circuit delay model, this means all delay elements have their inputs and outputs with the
same logical values. In practice this mode of operation is realized estimating the time required
for a circuit to stabilize in the worst case, and then making sure that the inputs remain constant
for at least that amount of time.
Input-output mode: the input-output mode of operation is less restrictive. After changing a circuit
input, the environment may change the inputs again only after the circuit has responded by
producing an output change, or when no output response is expected [11]. This does not imply
that the entire circuit is stable, since some internal signals may still be changing. This mode of
operation is used by the more recent asynchronous design techniques.
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Considering the number of inputs that can change at a time, a circuit can operate in single input
change mode, meaning that the environment can only change one circuit input at a given time, or
in multiple input change mode, meaning that multiple inputs may change in a time interval that is
unbounded below. The fundamental mode of operation together with the single input change mode is
known as normal fundamental mode [50].
1.3 Handshake Signaling
The proper interaction between adjacent modules of an asynchronous circuit is normally based on a
request/acknowledge protocol. The request initiates an action, while the acknowledgment is used to
signal its completion. For example let there be two modules, a sender and a receiver. The sender
requests some action by the receiver, by asserting the request signal. When the receiver is done with
the action, it acknowledges its ending by asserting the acknowledgment signal.
Most asynchronous signaling protocols require a strict alternation of request and acknowledge events.
There are different ways in which this alternation can be encoded onto specific control wires. The
two most common are the 4-phase handshake protocol and the 2-phase handshake protocol.
The 4-phase handshake protocol is represented in figure 1.6. The request and acknowledge events are
implemented by the rising transitions of the request and acknowledge signals respectively. There is
a release phase — falling transitions of the signals — before the next request/acknowledge can take
place. The 4-phase protocol is also referred to as RZ (return to zero), 4-cycle and level-signaling.
The 2-phase handshake protocol, also referred to as NRZ (non-return to zero), 2-cycle and transition-
signaling, is represented in figure 1.7. Now both edges of the request and acknowledge signals are
active events.
There are proponents and detractors of both protocols. 2-phase circuits require in general more logic
than their 4-phase equivalents. However their proponents argue that they are superior both from a
power and a performance standpoint, since every transition represents a meaningful event. On the
other side, proponents of 4-phase claim that the time required for the falling transitions of the request
and the acknowledge lines does not usually cause a performance degradation, since they happen in
parallel with other circuit operations. The 2-phase handshake protocol is used for instance in the
asynchronous implementation of the ARM microprocessor [36, 38]. The 4-phase handshake is used
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Figure 1.6: The 4-phase handshake protocol.
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Figure 1.7: The 2-phase handshake protocol.
1.4. DATA ENCODING 11
Data valid
Ack
a
b
Ack
a
b
Se
nd
er
R
ec
ei
ve
r
Se
nd
er
R
ec
ei
ve
r
(a) (b)
Figure 1.8: Data encoding schemes: (a) bundled data; (b) dual rail.
as the signaling protocol in handshake circuits [6], the target asynchronous architecture for Tangram
compilations [7].
1.4 Data Encoding
The previous discussion about signaling is only concerned with control wires. There are also choices
on how to encode data. The choice for a data encoding scheme is orthogonal to the choice between
2-phase versus 4-phase handshake signaling [8]. The two most common data encodings are single
rail and dual rail [72, 28, 8].
In single rail encoding, commonly called bundled data, the transmission of n bits of data from one
module to another requires n+2 wires, n for the data, 1 for the request or data-valid signal, and 1 for
the acknowledge signal. Figure 1.8.a illustrate such scheme. The sender module must assert the data
lines and when they are valid must assert the data-valid signal. This relationship of data being valid
prior to request assertion must be observed at the receiving side. Otherwise, the receiver could fetch
incorrect data values. The acknowledge signal must be asserted by the receiver to acknowledge the
end of transaction.
In the double rail encoding each bit of data is encoded, together with its own request, onto two wires
(see figure 1.8.b). We shall distinguish between 4-cycle and 2-cycle dual rail encodings. In the 4-cycle
dual rail encoding the 00, 01, 10, and 11 logical combinations for the wires represent respectively an
idle state, a valid 0, a valid 1, and an illegal state. After assertion of a valid data value, the wires must
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return to the idle state before the next assertion. The return to the idle state is necessarily commanded
by the acknowledge signal coming from the receiver side. In the 2-cycle dual rail encoding there is
neither idle nor illegal states. A valid 0 is represented both by the rising and the falling transition in
one of the wires. Similarly, a valid 1 is represented by a transition in the other wire. Again, the sender
should not assert a new data value before the previous one has been acknowledged by the receiver
side.
There are advantages and disadvantages for the use of both the bundled data and dual rail encodings.
Bundled data encoding is more conservative in terms of wires. For encoding n bits of data n+2 wires
are required, while the dual rail encoding needs 2n+1 wires. Dual rail encoding is insensitive to the
delays on any wires, while the bundled data encoding does contain an implied timing assumption.
Therefore, dual rail is more robust, specially when the timing constraints cannot be guaranteed. Also,
the dual rail encoding is less efficient in terms of power consumption. The asynchronous imple-
mentation of the ARM microprocessor [36] and the handshake circuits [8] are examples of usage of
respectively the bundled data and the dual rail encodings.
1.5 Hazards
Glitches on wires are not usually a problem in synchronous design, as long as transitions stabilize
before the next active clock transition. However, since asynchronous circuits have no global clock,
a glitch may cause a system to fail. The potential for a glitch in an asynchronous design is called a
hazard [28, 76, 11].
There are two types of hazards in combinational circuits: static hazards and dynamic hazards. A
static hazard causes an output to change transiently when it was supposed to remain stable, due to
changes in one or more input signals. Consider the combinational circuit in figure1.9. If the circuit
is in state ABC = 111 and a change occurs in input A, the output should remain at 1. However, if
the delay of the lower AND-gate is smaller than the sum of the delays of the inverter and the upper
AND-gate, a glitch 1 ! 0 ! 1 will appear at the output of the OR-gate. More specifically a static
hazard is called a static-1 hazard if the glitch has the form 1 ! 0 ! 1, and static-0 hazard if the
glitch has the form 0! 1 ! 0.
A dynamic hazard causes an output to change three or more times when it was supposed to change
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only once due to changes in one or more input signals. Consider the circuit in figure 1.10, and assume
it is in state AB = 01 and input A changes from 0 to 1. Consider that due to the gate delays, variables
a, b, c and d may change in the following order: b, d, a, b, d, c and d (we are assuming that c changes
as a consequence of the change in A). Thus, the output of the OR-gate, which should change from 0
to 1, actually manifests the following sequence of transitions: 0 ! 1 ! 0 ! 1.
Additionally to combinational hazards, there are hazards due to the sequential nature of asynchronous
circuits. There are two types: critical races and essential hazards. When a sequential asynchronous
circuit changes from one state to another, several state bits may change. Eventually, the circuit may
stabilize incorrectly in a transient state. In such cases a critical race occurs. A proper state encoding
technique can be used to avoid race conditions. The one-hot state encoding technique is one example.
The basic idea behind this encoding method, proposed by Hollaar ([43]), is to assign one bit of
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memory to each state.
Essential hazards [28, 76] arise if a sequential circuit has not fully absorbed an input change at the
time the next state begins to change. That is, the circuit sees the new state before the combinational
part has stabilized from the input change. Essential hazards are avoided by adding delays to the
feedback path.
1.6 Design Methodologies
Using the delay models described in section 1.1 a circuit model can be defined. Then design can
take place. For this a formalism to describe (specify) the behavior of a circuit and a method to
derive (synthesize) an implementation from the specification are necessary. Eventually, the method
can be partially, or even totally, automated and a synthesis tool can be developed. Some design
methodologies can support more than one delay model. For instance, data and control paths of a
circuit can be modeled using different delay models.
1.6.1 Huffman Circuits
For historical reasons we shall start referring to the Huffman model, so called because of the work of
Huffman (see [44, 45] and [76]). The model decomposes a sequential circuit into a combinational
part and feedback loops. These feedback loops store the states of the circuit, so no flip-flops or latches
are used. Eventually, the feedback loops may have added delays. Figure 1.11 shows the general block
diagram of a Huffman sequential circuit. The combinational part is assumed to work under a bounded,
inertial, wire delay model. Feedback lines, which correspond to memory elements in synchronous
design, are assumed to have unbounded, inertial delay.
Specification is done at state level, by means of a flow table or state table, a sort of truth table where
next state and output signal values are defined as a function of present state and input signal values.
As shown in figure 1.12, the flow table has a row for each internal state, and a column for each
combination of inputs. Entries in table cells indicate next state entered and output generated when
column’s input combination is seen while in row’s state. Present state and next state are represented
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Figure 1.11: Block diagram of a Huffman circuit.
00
01
11
10
C
B
A
Inputs a, b
A B, 0
B
CA, 0
C, 1
Next State
Output z
Present
State
, 0
, 0
, 1
Figure 1.12: A flow table.
symbolically. Stable states, states where the next state is identical to current state, are represented
encircled.
The synthesis process, similar to the synthesis of finite state machines in synchronous systems, un-
folds into 3 steps: flow table minimization (state reduction), state encoding and hazard-free imple-
mentation. Some aspects must be considered during the synthesis process. Since there is no clock to
synchronize input changes, the system must deal correctly with intermediate states caused by multi-
ple input changes. In figure 1.12, a change from present state A to next state B occurs after a change
in the inputs from 00 to 11. But the change in the inputs is not direct, it will briefly pass through 01
or 10. Entries for both inputs 01 and 10 must be added to the row, which keep the system in state A.
Huffman circuits are usually coupled with the fundamental mode of operation. Also, usually, the
single input change mode is imposed. For this the hazard-free implementation of combinational logic
is quite simple. All static and dynamic hazards can be eliminated by adding certain products to a
sum-of-product realization of the circuit [76]. Unfortunately, this method cannot guarantee correct
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operation under the multiple input change mode.
The single input change mode together with the fundamental mode of operation forces some require-
ment on the feedback lines and on the state encoding schema. It must be ensured that the combina-
tional logic has settled in response to an input change before a state variable changes. This is done by
placing delay elements on the feedback lines with a proper propagation-time magnitude. The same re-
striction imposes that only one state variable can change at a time. A state encoding schema in which
a single state bit changes in each state transition meets this requirement. However, these encodings
sometimes require multiple representations of the same state, which complicates the combinational
logic [76]. An alternative is to use the one-hot state encoding, in which each state is encoded by a
different state variable. This schema requires two state variable changes per state transition. A state
transition is accomplished by first setting the state variable of the next state and then resetting the
state variable of the current state. The final requirement is that the next input change can only occur
after the entire circuit has reached a stable state.
1.6.2 Burst-Mode Circuits
A design methodology, called burst-mode circuits, relax the single input change mode of operation
of Huffman circuits, and moves closer to synchronous design style. Behavior, in this design method-
ology, is specified using a standard state machine, where each arc is labeled by a non-empty set of
input events — an input burst — and by a set of output events — an output burst. Figure 1.13 shows
the burst-mode specification for a controller developed at HP Labs [26]. Each arc is labeled with an
input burst and an output burst, with a slash in between.
When the circuit is in a given state, one of the input bursts leaving that state can occur. Changes
of inputs in the burst can occur in any order and the circuit can only react when the entire burst has
occurred. In order to unambiguously determine when an entire burst has occurred, no input burst can
be a subset of any other input burst leaving the same state.
Once an entire burst has occurred, the circuit activates the associated output burst and enters the
associated next state. New input changes are allowed only after the circuit has stabilized in reaction
to the previous input burst. Thus, there is a kind of fundamental mode of operation, but only between
signal changes in different input bursts.
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Figure 1.13: Burst-mode specification, borrowed from [28], of a controller of the Post Office routing
chip [27].
Burst-mode specifications are often synthesized into a target architecture, called locally-clocked state
machine [63, 64]. Figure 1.14 shows the general circuit schematic for a locally-clocked implementa-
tion. This circuit is decomposed into pieces:
 Clock generator logic, which produces a clock pulse whenever the state signals must change.
 A set of two-phase clocked memory elements.
 Combinational logic implementing the next state functions.
 Combinational logic implementing the output functions.
A clock signal is generated locally in each state machine, and is independent of the local clock of
any other module. Suppose that in response to an input burst one or more state bits must change. In
that case the state machine reacts as follows. First, the combinational logic for the output and the
next state change in response to the inputs. At the same time the local clock logic is getting ready
to start the clock pulse. However, delays are added to the clock line in order to guarantee proper
18 CHAPTER 1. INTRODUCTION
O
S
Clock
Local
I
Clock
Output
Logic
Logic
Next State
Phase-2Phase-1
LatchesLatches
Figure 1.14: General schematic for a locally-clocked circuit implementation.
propagation through the phase-1 latches before the clock fires. Once the clock fires, the phase-1
latches are disabled, while the phase-2 latches become enabled. Next state can now flow back through
the feedback lines into the next state, output, and local clock logic blocks. Since the phase-1 latches
are disabled no hazards are produced. The local clock is then reset, phase-2 latches are disabled, and
phase-1 latches are enabled again. The reaction cycle of the state machine is completed, and it is
ready for a new input burst.
An alternative implementation style for burst-mode specifications was proposed by Yun and Dill
[85, 84]. They are called 3D asynchronous state machines and are implemented by techniques similar
to those used for Huffman circuits, with no local clock or latches.
1.6.3 Micropipelines
Micropipelines are a powerful design methodology developed after initial work by Ivan Suther-
land ([75]), primarily intended as an asynchronous alternative to synchronous elastic pipelines, i.e.,
pipelines in which the amount of data contained can vary. They are based on a specific structure in
which data modules are encased into control chains. Data modules compute some useful work. Con-
1.6. DESIGN METHODOLOGIES 19
Capture
Pass Done
Capture Done
Pass
Rin
Aout
Ain
Rout
Data in
Data out
C
Figure 1.15: A micropipeline event controlled latch.
trol path manages communication of data between adjacent stages. It adopts a bundled data protocol
for the data path and a two-phase handshake protocol for the control path.
An essential building block for a micropipeline circuit is the event controlled latch [36] shown in
figure 1.15. The gate labeled C in the figure is a Muller C-gate. It performs the rendezvous function
for events: it waits until it has received an event on both of its inputs before issuing an event on its
output.
Assume the latch begins in a transparent state. The C-gate has one of its inputs circled. It means
that we assume that initially an event has already occurred on that input. The occurrence of an event
on the other input, the request line R
in
, indicates that data is valid on the “data in” lines. This event
passes through the C-gate to the “capture” input, causing the data to be latched. When the latch has
captured the data it issues an event on the “capture done” line, which is used for two purposes. On
one hand, it is used as an acknowledge event, indicating that the data has been captured and so, the
“data in” lines are available for new input data. On the other hand, it is used as a request out event,
stating that data is valid on the “data out” lines. This data is held stable until an acknowledge event is
received on the A
out
line. At that time the latch is put back into transparent (pass) mode and the event
is propagated to the C-gate input. The latch is now ready for a new cycle. Note that by the time the
“pass done” event occurs a request can be pending on the other input of the gate. Actually, the C-gate
ensures the correct operation of the latch whatever the relative timings on the R
in
and A
out
events.
Through cascading event controlled latches and logic blocks, as is shown in figure 1.16, a complete
computation pipeline can be built. Ignoring first the logic blocks and the explicit delay elements, one
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Figure 1.16: A micropipeline with computation.
gets a simple data FIFO. A data value can be placed on the left most latch by signaling an event on
the R
in
input. That data then moves through the intermediate latches to the right most one at a speed
determined only by properties of the technology from which the circuit is constructed. As soon as
a latch captures a data value, it sends an acknowledge back signaling that a new data value can be
processed.
At each stage, computation is performed by the logic blocks. These blocks introduce some delay on
the data moving through them. Thus, a delay element must be added into the request line in order to
ensure that the bundling constraint is met at the request input event of the next latch. The propagation
magnitude of the delay element must be as large as the worst-case delay of the logic block.
A major benefit of a micropipeline structure is that hazards in each logic block are absorbed by the
latch put in front of it. Thus, any logic structure, including those used in synchronous design, can be
used to implement the logic blocks.
The AMULET group at the University of Manchester has put a large effort into addressing asyn-
chronous design using micropipelines. They have developed and fabricate the AMULET1 [80],
an asynchronous implementation of the ARM [37] 32-bit RISC microprocessor. More recently
they have delivered AMULET2e [40, 39], an asynchronous embedded controller which incorporates
AMULET2, an enhanced version of AMULET1, and several other blocks.
1.6.4 Delay-Insensitive Circuits
Delay-insensitive circuits are a quite interesting theoretical class of circuits. They assume an un-
bounded wire delay model: more robustness is not possible, since it can accommodate any magnitude
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and distribution of delays. However the delay-insensitive assumption has a great impact on circuit im-
plementation. Consider two communicating modules, a sender and a receiver. There is no guarantee
that an event produced by the sender has been properly received by the receiver, no matter how long
one waits. Thus, the receiver must necessarily inform the sender, by an acknowledge event. In turn,
the sender must wait until it receives the acknowledge before sending a new event. Both the 2-phase
and 4-phase signaling protocols described in section 1.3 can be used. The transmission of data also
suffers from the same limitation. There is no guarantee that a wire will reach its proper value at any
specific time. Thus, the bundling data encoding method cannot be used, and the dual rail encoding
must be used instead.
In its pure assertion, delay-insensitive circuits are of little practical interest, due to severe limitations
([29, 55]). To make delay-insensitive circuits suitable for general computations, we need a set of
basic blocks that both work properly under the delay-insensitive assumption and provide sufficient
functionality to implement practical circuits. It is known that standard gates are not suitable [11, 55].
Thus, incursions with delay-insensitivity are done by relaxing the model somehow.
Martin [54] has assumed some forks are isochronic. A fork is a wire with two or more branches. A
fork is isochronic if the delay differences between different branches are negligible. These class of
circuits were called quasi-delay insensitive. The list of forks that must be isochronic is part of the
synthesis output data.
A different relaxing approach assumes a circuit as a delay-insensitive interconnection of modules,
while the modules themselves are designed using a more rigid model. This is in general an acceptable
compromise. A basic module usually involves a relatively small area on a chip and its delays can be
quite well controlled. The works by Ebergen [33, 34], Kees van Berkel [6] and Brunvand [10], among
others, fall in this category.
Specification is usually described as a program in a high-level language. Such languages are typi-
cally similar to Hoare’s communicating sequential processes [42] and Dijkstra’s guarded commands
[30]. The program is then transformed, through a series of steps, into a low-level program which
maps directly to a circuit. Transformations are carried out using algebraic manipulation or compiler
techniques. In order to illustrate the method, next we are doing a brief incursion in one of these
methodologies, the Ebergen’s trace theory.
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Figure 1.17: Some basic delay-insensitive modules and their corresponding commands in Ebergen’s
trace theory.
Ebergen’s trace theory
Ebergen introduced a design methodology for delay-insensitive circuits based on commands. A com-
mand is a program construction, similar to a regular expression, used to describe a circuit function-
ality. Several operations are available to construct complex commands from simpler ones. These
operation are: concatenation, union, repetition, weave and prefix-closure.
Figure 1.17 shows a number of delay-insensitive basic modules or components, and their correspond-
ing description command. The wire is a component with one input, a?, and one output, b!. The
question-mark (“?”) indicates an input to the wire, while the exclamation-mark (“!”) indicates an
output of the wire. Under the delay-insensitive assumption, the correct operation of a wire imposes
that the input and the output events must strictly alternate, that is, once a change on a? has occurred,
no more changes on a? are permitted until a change on b! has occurred. Otherwise, two successive
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changes on a? may result in a glitch on b!. The behavior of a wire is described by the command
pref*[a?;b!]. The semi-colon (“;”) denotes concatenation: the input event a? must be followed
by the output event b!. The asterisk (“*”) denotes repetition: events a? and b! may alternate any
number of times. The prefix operation means that any prefix of a permitted behavior is also permitted.
On delay-insensitive design different branches of the same wire must be considered separately. The
fork is the basic component representing a pair of branches in a wire. Its behavior is described by the
command pref*[a?;(b!kc!)]. The input event a? must be followed by both output events, b!
and c!. The order of occurrence of the two output events is irrelevant. This parallel composition of
events is described in the command by the parallel bar (“k”) operator, called the weave operator.
The toggle component has one input, a?, and two outputs, b! and c!. Each input event must be
followed by exactly one output event. But output events must alternate (toggle), that is, if an input a?
results in output event b! (c!), the next input event a? must result in output event c! (b!). The first input
event a? must result in the output event marked with a black dot. The overall behavior of the toggle
component is described by the command pref*[a?;b!;a?;c!].
The merge component has two inputs, a? and b?, and one output, c!. It implements an exclusive choice
between the two inputs. It waits for exactly one input event, and once it has occurred responds with the
output event. The choice is represented in a command by the choice bar (“|”) operator, which is called
the union operator. The final command for the merge component results in pref*[(a?|b?);c!].
The last basic module is the join. It has two inputs, a? and b?, and one output, c!, and imple-
ments the rendezvous of events. The component waits for events on both inputs and once they
have occurred produces an event on the output. The input events may occur in any order, but dif-
ferent occurrences of the same input must be interleaved by the output event. The total behavior of
the join component can be given by the command pref*[(a?kb?);c!]. Above, we have said
the weave operation corresponds to the parallel composition. However, it actually corresponds to
a parallel composition with synchronization on common symbols. That fact allows the command
pref*[(a?;c!)k(b?;c!)] to be an alternative description for the join component.
A command in Ebergen’s trace theory can also be used to specify a complex circuit. For instance, the
command
pref*[a?;b!;a?;b!;a?;c!]
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Figure 1.18: Delay-insensitive implementation of a module-3 counter using Ebergen’s methodology.
represents the behavior of a module-3 counter. The input a? must occur three times before the output
event c! occurs. Because of the delay-insensitive assumption, each input event must be acknowledged
by an output event. Thus, the need for the output b!.
A command can be decomposed, through a series of steps, into an equivalent network of basic com-
ponents. In Ebergen’s methodology this is done applying algebraic manipulation. The module-3
counter can be decomposed into a network of two toggles and one merge components, as is shown in
figure 1.18.
1.6.5 Speed-Independent Circuits
Speed independent circuits use the unbounded gate delay model: gates are assumed to have a finite,
unbounded delay, while wires are assumed to have negligible delay, that is, much lower than the
smallest gate delay. In practice, the restriction on wire delays can be relaxed by the isochronic fork
assumption. As mentioned before, a fork is isochronic if the difference in delays between branches
is negligible. Delays on wires with a fanout of 1 can simply be considered as part of the gate delay.
If wires have branches but delay differences between them are negligible, the same consideration
applies. This is illustrated in figure 1.19. On the left side, it is depicted a circuit with a 2-output
fork. If  is negligible, the fork can be assumed to be isochronic and the circuit on the right side is its
equivalent speed-independent form.
Speed independent circuits are attractive for a variety of reasons. Among others:
 Although more restrictive than delay insensitive circuits, they are still quite robust. Variations in
gate delays are well tolerated, not introducing unexpected behaviors. For instance, this makes
migration to a faster technology easy. Only performance is eventually altered.
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Figure 1.19: Two equivalent 2-input forks: (a) wire delays are explicitly expressed; (b) common
part of wire delays were transferred to the gate delay. If  is negligible, that is, it is almost zero
when compared with the gate delays, the fork in (a) is isochronic, while the one in (b) has a speed-
independent form.
 In several circuit implementation technologies the speed-independent delay model is accept-
able, making it of practical interest.
 Standard library components can eventually be used. Complex specifications can be built up
from combinational gates, like AND- and OR-gates, and asynchronous memory elements, like
SR-latches and C-elements.
 The design of complex systems can be decomposed into sets of communicating modules. As
long as module interfaces are respected each module can be synthesized independently from
the others, thus giving a high modularity. Additionally, module redesign is possible without the
need to global redesign.
Circuit specification
Since the pioneering work by Muller [60] several incursions into the design of speed independent cir-
cuits have been taken. Specification of circuit behavior is normally given using state- and event-based
graph models. In state-based models, system behavior is described by means of an asynchronous state
machine. States of the system, as expected, are represented by vertices. Signal transitions, which
cause the system to change from one state to another, are represented by labeled arcs. However, each
label is assumed to represent a single signal transition. That is, the dynamics of the model assumes
that signal transitions occur only one at a time, and thus, concurrency is not explicitly represented.
The state machine changes state whenever a signal transition occurs. Figure 1.20.a shows an asyn-
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Figure 1.20: A state graph description of a D-latch.
chronous state machine describing the behavior of a D-latch. Note that the state machine specification
describes not only the behavior of the circuit, but also the expected behavior of the environment. For
instance, in state x
3
it is assumed the environment cannot fire event D ; it must wait until Q+ has
fired before firing D .
A Petri net [61, 69] is an event-based graph formalism that can explicitly represent causality, concur-
rency and choice. A Petri net is depicted in figure 1.21.a. It contains two kinds of vertices: places
and transitions. Transitions are drawn as bars and are bounded to events. Places are drawn as circles
and represent the pre- and post-conditions for the occurrence of the events. Each place can hold zero
or more tokens, which are drawn as black dots. An assignment of tokens to the various places of a
net is called a marking, and represents a state of the system. A transition is enabled to fire if all its
predecessor places are marked, that is, have at least one token. An enabled transition can fire, and
when it does — its bound event occurs —, there is a movement of tokens from the predecessor places
to the successor ones. Then the current marking changes, that is, the system changes state.
A Petri net, where transitions are interpreted as signal transitions, allows a designer to capture the
behavior of an asynchronous circuit in a manner quite similar to timing diagrams. In this way, the
circuit is viewed not as a state machine, but rather as a partially-ordered sequence of events. The Petri
net in figure 1.21.a actually represents the behavior of the D-latch, whose state graph description is
given in figure 1.20.
Currently, the widest-used event-based formalism is the signal transition graph (STG). It corresponds
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Figure 1.21: (a) A Petri net describing the behavior of a D-latch. (b) An equivalent STG description.
to the previous Petri net with a slightly simplified pictorial representation. Bars in transitions have
been dropped and thus, only the label (signal transition) is used. Places with single input arc and
single output arc are omitted and a single arc connects preceding and succeeding transitions. Tokens
in these “hidden” places are represented as dots on the arc. Figure 1.21.b shows an STG equivalent
to the Petri net at its left side. STG were introduced by Chu et al. [14, 15], although with much
more severe restrictions than the ones accepted nowadays. Two similar models were independently
introduced, namely the signal graphs [70, 79] and the change diagrams [46, 47].
Playing the token game on a Petri net or STG one can generate a directed graph, where vertices
correspond to markings and arcs correspond to transitions between markings. This graph is called the
reachability graph of the Petri net. The asynchronous state machine in figure 1.20 is the reachability
graph of the Petri net (STG) in figure 1.21.
Implementability properties
Each state of an asynchronous state machine, like the one in figure 1.20, and each marking of a signal
transition graph can be associated with a binary state vector, in which each bit represents the state,
either 0 or 1, of a circuit signal. Input, output and internal signals are represented in the state vector.
Bits for excited signals in each state are also marked with a prime. States in figure 1.20 are labeled
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with the corresponding binary state vector. An asynchronous state machine with binary encoding is
called a state graph [16]. However, often the term state graph is also used when the state labels are
not present.
A state graph or a signal transition graph is consistent [48] if rising and falling transitions alternate
for each signal, that is, there is never an attempt to raise a signal already high or lower a signal already
low. Consistency is a necessary condition for the realizability of a specification as a circuit.
But it is not sufficient. Chu [16, 58] has formulated a necessary and sufficient condition for the
existence of a circuit implementation of a consistent specification. It is called the complete state
coding (CSC) property and determines that all markings of a STG (states of a SG) with the same
binary code must have the same set of enabled non-input signal transitions.
Finally, another property must be hold by a specification if it is to be implemented as a speed-
independent circuit [48]. It states that:
1. non-input signal transitions can not be disabled by any other signal transition;
2. input signal transitions can not be disabled by any non-input signal transition.
The former condition ensures that no glitches can appear at the gate outputs. It also avoids meta-
stability or oscillation that can appear due to mutual output disabling. The latter ensures no hazards
can occur at inputs of the circuit. Disabling between input signal transitions is assumed to be correctly
managed by the environment.
The state graph description of the D-latch (figure 1.20) is consistent, holds the CSC property, but it
is not speed-independent. In state x
3
, output event Q+ is disabled by the firing of input event C .
Output event Q  in state x
7
is disabled by the same event.
Logic synthesis
Logic synthesis of speed-independent circuits can take place from both state graph and STG speci-
fications. Starting from a state graph specification, logic synthesis unfolds into the following steps
[48]:
1. encoding the SG in such a way that the complete state coding property holds;
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2. deriving the logic functions for output and internal signals;
3. mapping the functions onto a netlist of gates.
For each output or internal signal v, the next-state function maps state vector codes into the set
f0; 1; g, which respectively represent logical values 0, 1 and don’t care. The on-set is composed of
all state vectors with signal bit stable at 1 or excited at 0. Similarly, the off-set is composed of all
state vectors with signal bit stable at 0 or excited at 1. Finally, the don’t care-set is composed of all
state vectors of states not reachable from the initial state.
It is quite clear now the necessity of the complete state coding property. If it does not hold, the same
state vector code goes to both the on- and off-sets. Thus, there is a conflict in the definition of the
function. This problem can eventually be solved inserting new internal signals, which eliminates the
encoding conflicts. The insertion of the new signals must be done in such a way that the resulting
state graph keeps consistency and speed-independence.
Once a state graph specification holding the CSC property is found, next-state functions for the output
and internal signals can be derived. Boolean minimization can then be performed to obtain the logic
equations implementing the behavior of the signals. Efficient use of don’t care conditions plays a
central role in this step.
Finally, the previous equations must be mapped to components of a hazard-free library of gates.
Traditional logic synthesis of speed independent circuits assumes the existence of non-standard im-
plementation libraries, such as arbitrary complex gates [15] or arbitrary fan-in AND-gates [4, 49].
On the other hand, standard logic decomposition followed by technology mapping can not be applied
because hazards may be introduced. Some recent work has addressed the logic decomposition and
technology mapping issue. See for instance [74], [5], [71], [12] and [48]. The approach referred
in [48] aims at solving the problem of speed-independence-preserving decomposition of large logic
gates into smaller ones, namely two-input NAND or NOR gates. The method has been embedded
into the overall synthesis procedure of Petrify [18], a publicly available software tool.
When one starts from an STG specification, logic synthesis can be addressed by two different ap-
proaches. In one of them the STG is traversed and its reachability graph is determined. Then logic
synthesis proceeds as stated before.
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As concurrency grows a reachability (state) graph can be exponentially larger than the corresponding
STG specification. To overcome this state explosion drawback some approaches address synthesis
directly from the STG specification, without explicitly or implicitly deriving the state graph. How-
ever they impose more restrictions to the STG specification than SG approaches do. For additional
information on this topic see [52], [65] and [83].
1.7 Arbitration
Arbitration and the need for mutual exclusion is a topic the designer of a concurrent system must be
aware of. An asynchronous circuit is by nature a concurrent system and thus, arbitration phenomena
can be present and must be considered in the design. Let us consider, for instance, the behavior of
the D-latch, depicted in figure 1.20. In real circuits signal transitions are not instantaneous. Thus, in
state x
3
, if the environment decides to fire transition C  during the occurrence of event Q+, there is
a “fight” between keeping signal Q low and changing it to high. In order the circuit works properly,
events C  and Q+ must occur in mutual exclusion, which in a typical pure digital implementation
of the D-latch corresponds to impose some time constraints to the specification.1 This violates the
speed-independent assumption.
An arbiter is a device that grants the access to a common resource to exactly one of a number of pro-
cesses requesting it. Circuits implementing arbiters can also run into anomalous behavior if requests
from different processes arrive within a time interval shorter than the delay of a transition process
completion in the arbiters [13, 79].
There are two main types of anomalous behavior to be considered: meta-stability and oscillatory
anomaly. Meta-stability is characterized by a state of unstable equilibrium, in which the signal outputs
coincide on a level representing neither a logical 0, nor a logical 1. The oscillatory anomaly is
characterized by an oscillation of the outputs between the two logical values.
Once a circuit enters a meta-stable state, it can remain on it for an unbounded amount of time, before
1The typical implementation of the D-latch corresponds to the logic function
Q = D:C + (D + C):Q
which only works correctly assuming that transitions of D occur far enough from the falling edge of C, the well-known
setup and hold times.
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Figure 1.22: The mutual exclusion element: (a) block diagram; (b) CMOS implementation.
it evolves to a stable one. Also, it was proved that oscillatory and meta-stable anomalies are inevitable
in binary logic implementations of arbiters. “Thus, the only possibility of designing correct arbiters
remains in the development of a hybrid, rather than purely digital, unbounded implementation based
on automatic locking of the anomalous behavior by means of analog circuits” [47].
The mutual exclusion (ME, mutex) element [72] is a two-input, two-output device which presents
such behavior. An ME element is basically a latch with a meta-stability detector built-in. Its block
diagram representation is given in figure 1.22.a, while in part b of the same figure is shown a pos-
sible CMOS implementation. The pairs of transmission gates after the latch form the meta-stability
detector.
When both inputs are low, transistors T
1
and T
2
are off, transistors T
3
and T
4
are on, and thus, the
outputs are both low. If one of the inputs, say r
A
, raises, signal Q
A
falls, turning on transistor T
2
and turning off T
4
; then, output g
A
goes to high. If now input r
B
raises, Q
B
remains high and
no transition occurs at g
B
. The interesting case, however, occurs when both inputs change from 0
to 1 almost simultaneously. The latch eventually enters a meta-stable state and the meta-stability
detector enters into action. Signals Q
A
and Q
B
will differ by less than the threshold voltage and then
transistors T
1
and T
2
will be off. Outputs g
A
and g
B
will remain low. When the latch part of the
mutex has resolved the meta-stability, it will stabilize into one of its stable states. At this point, one
of the outputs of the mutex goes high, while the other remains low.
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Figure 1.23: A 4-phase protocol, 2-input arbiter: (a) block diagram; (b) implementation using an ME
element and 2 Muller C-elements.
With the ME element different types of arbiters with a correct behavior can be built. For example the
arbiter in figure 1.23 [31] is a two-input, 4-phase protocol arbiter. It can be used to control the access
of two concurrent processes to a common resource, connected to the r (r
r
; a
r
) interface. It can also
be used as a building block to construct arbiters of higher order.
1.8 Overview
The main objectives of this work are focused on two issues. From one side we want to deal with
specifications containing speed-independent conflict situations. These situations make the speed-
independent implementation as a pure digital circuit impossible. The idea behind the work is to isolate
such conflict situations and resolve them using special arbitration components. These components
have a partial analog implementation, which captures the conflict, while delivering pure digital signals
at their outputs. For instance, the mutual exclusion element, mentioned in the previous section and
represented in figure 1.22, can fairly resolve the simultaneous occurrence of positive transitions at its
inputs, while its outputs have pure digital values at all time.
From the other side we want to benefit from the power of existing tools for the synthesis of speed-
independent asynchronous circuits. SIS [73] and petrify [18] are tools which support the synthesis
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Figure 1.24: Overview of transformation process. The composite behavior of sub-systems A and R
must be equivalent to the original behavior C.
of speed-independent asynchronous circuits. Thus, our purpose is to develop a method which takes a
specification with conflicts as input data, transforms this specification in order to resolve the conflicts
with the special arbitration components and delivers a transformed specification suitable to be synthe-
sized with the existing tools. The transformed specification generates the signals which “attack” the
inputs of the arbiters and receives as inputs their outputs. An overview of this transformation process
is depicted in figure 1.24. If C is a system specification with conflicts, it must be transformed into two
sub-systems, A and R, A being a set of arbiters and R being a conflict-free specification, suitable to
feed the existing synthesis tools.
The original specification can be given either as a signal transition graph or a state graph description.
Thus, the conflict analysis and managing can (must) be done in the two domains. An attempt was
done to manage conflicts directly at STG level [68]. However some difficulties found at this level, for
instance, problems of conflict localization due to dummy events, made us deal with conflicts at state
level first. The fact that we have planned to use a tool which synthesizes through the intermediate
state graph model, also reduces the penalty of working at the state level.
Two types of conflicts are identified: non-persistences and non-commutativities. The former are
characterized by the disabling of some events because of the occurrence of some other events. In the
latter, the order of occurrence of simultaneously enabled events make the system evolve in different
directions. Conflicts of both types are analyzed, but non-persistences are deeply studied. Conflicts of
this type are associated to exclusion relations among regions, regions being sets of states entered by
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the occurrence of some events and exited by the occurrence of others. The simplest form of exclusion
relation corresponds to the mutual exclusion between two regions, meaning that the system can only
be inside one of them at a time. When the system reaches a state belonging to the input borders of
two mutual exclusive regions, it has to choose which one to enter. Under certain circumstances this
can cause anomalous behavior and thus a conflict exists. Many conflicts cannot be associated with
the simplest mutual exclusion relation between two regions. But, they can be associated with a more
general exclusion relation, that we call an exclusion relation of k out of n, meaning that the system
cannot be inside more than k among n different regions.
A methodology is proposed to deal with specifications containing conflicts of the non-persistence
type. First of all, a conflict point must be identified. A conflict point corresponds to a set of regions
in an exclusion relation of k out of n. Second, an arbitration device is chosen to control the conflict
point. The mutual exclusion (mutex) element presented in the previous section is a suitable device
to control access to two regions under mutual exclusion. For the more general exclusion relation of
k out of n, we proposed a new device, called genex n  k. It can be built up using mutex elements.
Third, the specification is transformed in order to transfer the conflict point to the arbiter. This three
steps are repeated while there are conflicts remaining.
A set of tools was developed that aids in performing the task of implementing the transformation
process. Instead of developing a unique integrated tool, we have decided to build different tools, each
implementing a specific task. In this way we can access and analyze intermediate results and test
different alternatives. The data for the examples presented along the thesis was obtained using these
tools.
1.9 Structure of the Thesis
Apart from this chapter the thesis is organized in 5 chapters. In chapter 2 the main formalisms used to
represent and manipulate circuit descriptions are given. First, transition systems and state graphs are
presented. They determine the specification of a system (circuit) as a set of states and a set of tran-
sitions, which make the system evolve from a state to another. Then, Petri nets and signal transition
graphs are presented. Now a system (circuit) is represented by the causality, concurrency and choice
relations between its events. Regions, a topic central to the thesis that makes the connection between
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state and event models, concludes the chapter.
The transformation process takes place at state level, where transition systems and state graphs are the
used formalisms. Chapter 3 is dedicated to the introduction of a set of transformations and operations
realized on transition systems and state graphs. Projection is presented as an operation which hides
one or more events when applied to a transition system and hides one or more signals when applied
to state graphs. The product of transition systems and/or state graphs, the main operation of the
transformation process is presented next. The chapter concludes with two important transformations
for the synthesis flow: insertion of new events on transition systems and insertion of new signals on
state graphs.
The study of conflicts is done in chapter 4. Both types, non-persistences and non-commutativities,
are covered. The methodology to deal with specifications containing conflicts of the former type is
also studied in this chapter. The notion of exclusion relation of k out of n plays a central role in this
methodology.
Chapter 5 is dedicated to implementation aspects necessary to build a synthesis procedure. Only
synthesis of non-persistence specifications is covered. A mathematical formalism to describe the
transformation process is developed. The set of tools developed during the work supporting the thesis
is also presented in chapter 5.
Finally, chapter 6 concludes the thesis, summarizing the major results achieved and pointing out
directions for future research.
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Chapter 2
Graph Models
Graph models are a simple mathematical formalism that nicely describe the behavior of systems.
A system that evolves over time is often described by a finite state automaton, formed of states
and transitions between these states. This finite state automaton can be represented by a directed
graph, or more generally a directed multi-graph, where vertices represent states and arcs represent
transitions between states. Transitions are often bound to the occurrence of some event or action.
This corresponds to labeling arcs of the graph with the events or actions.
State graphs are the graph model normally used to represent speed-independent asynchronous circuits
at state level. It can be seen as a specialization of the more general model called finite transition
systems. In this chapter we introduce both finite transition systems and state graphs.
Systems can also be described by partially ordered sequences of events. Considering the case of
asynchronous circuits this corresponds to the information captured by a timing diagram. Petri nets
appear as the natural event-based graph model to capture such behavior. Petri nets are represented by
directed graph with two types of nodes: transitions and places. Transitions are bound to events of the
system. Places hold the pre- and post-conditions for the occurrence of the events. The asynchronous
community, specially those involved with speed-independent design, use a slightly modified version
of a Petri net called signal transition graph (STG).
There is a connection between an event-level description of a system and a behavior-equivalent state-
level description, in the sense that it is possible to transform one into the other and vice-versa. The
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theory of regions, presented at the end of this chapter, appears as a discipline that aids in making that
connection.
2.1 Transition Systems
Systems are often represented by a set of states, the states of the system, and a set of transitions which
make the system “move” from one state to another. The transition system is a formalism which allows
such a representation of a system.
Transition systems have been defined in slightly different ways by different authors. See for instance
[1, 51]. Our definition mostly follows [1].
Definition 2.1 (Transition System)
A transition system is a 4-tuple hS; T; ; i where
 S is the set of states;
 T is the set of transitions;
 ;  : T ! S are functions which map each transition to its source and destination states,
respectively.
Sets S and T can be finite or infinite. In sequel we will only consider finite transition systems.
Figure 2.1 shows two (finite) transition systems, each with 3 states and 5 transitions.
Consider the function h; i : T 7! S  S which maps every transition to the ordered pair of states
they connect. This function is injective if no pair of different transitions have the same source and
the same destination states. This is, for instance, the case of transition system S
A
in figure 2.1. But,
is not the case for system S
B
, since h; i(t
3
) = h; i(t
4
). Note that if h; i is injective, the
graph underlying the transition system is a directed graph (digraph); otherwise it is called a directed
multi-graph [56].
If function h; i is injective, the transition system is completely defined by the tuple hS;i, where
 = h; i(T )  S  S is called the transition relation. For instance, transition system S
A
of
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Figure 2.1: Two simple transition systems. They are almost equal except for transitions t
4
which have
different directions.
figure 2.1 is completely defined by the sets
S = fx
1
; x
2
; x
3
g
 = fhx
1
; x
2
i; hx
2
; x
3
i; hx
3
; x
1
i; hx
1
; x
1
i; hx
1
; x
3
ig :
2.1.1 Labeled Transition Systems
If transition systems are used to represent the behavior of systems, transitions are usually interpreted
as the occurrence of actions or events. The term labeled transition system is used to refer to such a
transition system.
Definition 2.2 (Labeled Transition System)
A labeled transition system is the tuple G = hS; T; ; ;E; i, where
 hS; T; ; i is a transition system;
 E is the set of actions or events (usually called the alphabet);
  : T ! E is a function which maps every transition t 2 T to an action or event on E.
Similarly to what was done before, one can define function h; ; i : T ! S  E  S which
maps every transition t 2 T to a 3-tuple composed of the source state, the event and the destination
state of t. One can assume that h; ; i is injective. Indeed, it makes no sense to assume that two
different transitions, triggered by the same event, both make the transition system move from the same
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Figure 2.2: A labeled transition system describing the behavior of an up-down counter ranging from
0 to 2, with overflow and underflow detection.
source state to the same destination state. So a labeled transition system can be defined by the tuple
hS;E;i, where  = h; ; i(T ). This leads to a second definition of labeled transition system.
Definition 2.3 (Labeled Transition System)
A labeled transition system is a tuple G = hS;E;i, where
 S is a set of states;
 E is a set of events;
   S E  S is the transition relation.
An element hs; e; s0i 2  is often also denoted by s 7! e! s0 or s e ! s0.
Figure 2.2 shows a labeled transition system, based on an example from [1]. It represents an up-down
counter ranging from 0 to 2. It enters an error state if decremented at 0 or incremented at 2. Its
definition sets are:
S = fC
0
; C
1
; C
2
; errorg
E = finc; dec; resetg
 = fhC
0
; inc; C
1
i; hC
0
; dec; errori; hC
0
; reset; c
0
i;
hC
1
; inc; C
2
i; hC
1
; dec; C
0
i; hC
1
; reset; C
0
i;
hC
2
; inc; errori; hC
2
; dec; C
1
i; hC
2
; reset; C
0
i;
herror; inc; errori; herror; dec; errori; herror; reset; C
0
ig
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Often, given a transition t = hs; e; s0i, it is necessary to isolate either the source state, or the destina-
tion state, or the event. We will respectively use functions , , and  for that purpose.
Note that with definition 2.3, a transition system can be nondeterministic. In a given state, the same
event can label two different transitions leading to different states, that is, it is possible to have two
transitions t
1
and t
2
such that (t
1
) = (t
2
), (t
1
) = (t
2
), but (t
1
) 6= (t
2
).
Often systems have a fixed initial state.
Definition 2.4 (initialized labeled transition system)
A labeled transition system where a state is defined as being the initial state is called an initialized
labeled transition system. It is defined by the tuple hS;E;; s
0
i, where s
0
2 S is the initial state.
2.1.2 Sequences
The following definitions are inherited from graph theory. An alternating sequence
! = hx
0
; t
1
; x
1
; t
2
;    ; t
n
; x
n
i
of states x
i
and transitions t
i
such that t
i
= hx
i 1
; e
i
; x
i
i, for i = 1; 2;    ; n, is called a walk. The
states x
0
and x
n
are called the outer states of the walk, x
0
being the initial state and x
n
the final one;
the other states are called inner or intermediate. Associated to each state x we also define the empty
walk which starts and ends in x and contains no transition. In a transition system, there are as many
empty walks as states. If in a walk all the transitions are different it is called a chain. If, additionally,
all the states are different, with the possible exception of the outer ones, it is called a path. If states
x
0
and x
n
are the same, the walk, chain, or path is called cyclic; otherwise it is called noncyclic. A
cyclic path is also called a contour.
In transition system of figure 2.2 the following sequences are walks:
!
1
= hC
1
; hC
1
; dec; C
0
i; C
0
; hC
0
; inc; C
1
i; C
1
; hC
1
; reset; C
0
i; C
0
i
!
2
= hC
0
; hC
0
; inc; C
1
i; C
1
; hC
1
; inc; C
2
i; C
2
i
!
3
= hC
0
; hC
0
; inc; C
1
i; C
1
; hC
1
; inc; C
2
i; C
2
; hC
2
; reset; C
0
i; C
0
i
Moreover, all of them are also chains, but only !
2
and !
3
are paths. Finally, path !
3
is cyclic, so it is
a contour.
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A transition is a triplet containing its source and destination states. So, a walk can be represented just
by the sequence of transitions
! = ht
1
; t
2
;    ; t
n
i
However, this notation makes it necessary to define a way to represent the empty walk, since there is
an empty walk for each state of the transition system: "
x
is used to denote the empty walk associated
to state x.
The length of a sequence is its number of transitions. If it is infinite the walk is called infinite;
otherwise it is called finite. Let  be the transition relation of a transition system. The sets of all
finite and infinite walks definable over  are denoted respectively by + and !. The set of all finite
walks, including all the empty walks, is denoted by  and represents the transitive closure of the
transition relation .
Let ! = ht
1
; t
2
;    ; t
n
i be a finite walk. The initial state of a walk coincides with the source state of
the first transition of that walk. Similarly, the final state of a walk coincides with the destination state
of the last transition of the walk. Thus, functions  and , used to return respectively the source and
destination states of a transition, can be extended to walks in the following way:
(!) = (t
1
)
(!) = (t
n
)
Given a transition system, consider that when one goes from one state to another each transition can
be crossed either in the forward or in the backward direction. A sequence defined in this way is called
a semi-walk. Formally, an alternating sequence
! = hx
0
; t
1
; x
1
; t
2
;    ; t
n
; x
n
i
of states and transitions, such that transitions t
i
are either of the form t
i
= hx
i 1
; e
i
; x
i
i or t
i
=
hx
i
; e
i
; x
i 1
i, for i = 1; 2;    ; n, is called a semi-walk. For semi-walks we can not simplify notation
omitting states. Semi-chain, semi-path, and semi-contour are defined in a similar way.
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Figure 2.3: Different type of transition systems from a reachability point of view: (a) strongly con-
nected; (b) unilaterally connected; (c) weakly connected; (d) not connected.
2.1.3 Reachability
A state x
v
is reachable from a state x
u
if there is a walk ! connecting x
u
to x
v
, that is (!) = x
u
and
(!) = x
v
. If, in addition, x
u
is also reachable from x
v
, x
u
and x
v
are said to be mutually reachable.
Since the empty walk is defined, every state is reachable from itself. Moreover, ("
x
) = ("
x
) =
x. 

, which, as already mentioned, represents the transitive closure of the transition relation ,
represents also the reachability relation between states.
A transition system is called strongly connected if any two different states are mutually reachable.
It is called unilaterally connected if for any two states x
u
and x
v
, x
u
is reachable from x
v
or x
v
is
reachable from x
u
. Finally it is weakly connected if any two vertices are connected by a semi-walk.
Figure 2.3 shows different types of transition systems from a reachability point of view. System S
1
is strongly connected. System S
2
is unilaterally connected; state x
0
is not reachable from neither x
1
nor x
2
. System S
3
is weakly connected; neither x
1
is reachable from x
2
, nor x
2
is reachable from
x
1
. However, there is a semi-walk connecting them. Finally system S
4
is not connected; state x
2
is
completely disconnected from states x
0
and x
1
.
2.1.4 Transition Sub-system
Often instead of dealing with the whole transition system we need to refer to only part of it. A part
here refers to a subset of its states and a subset of its transitions. The following definitions are also
inherited from digraph theory. Let G = hS;E;; s
0
i be an initialized labeled transition system.
A transition sub-system of G is another transition system G0 = hS0; E0;0; s
0
i where S0  S,
E
0
 E, and 0  . Note that being a transition system it also means 0  S0  E0  S0. Let
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X  S. The transition sub-system of G induced by X , denoted by G[X], is a transition sub-system
G
0
= hS
0
; E
0
;
0
; s
0
i such that S0 = X and hs; e; s0i 2 0 () (s; s0 2 S0 ^ hs; e; s0i 2 ).
A strong component of a transition system is a maximal under inclusion strong transition sub-system.
Similarly, A weak component, or simply connected component, of a transition system is a maximal
under inclusion weak transition sub-system.
2.1.5 Traces
Let A be a set which we call the alphabet. Consequently its elements are called letters ([11]) and any
sequence of letters from A is called a word. Also the word of length 0, the empty word, is usually
considered and denoted by ". The set of all unbounded above finite length words over alphabet A,
including the empty one, is denoted by A. Any subset of A is called a language over alphabet A.
Let now G = hS;E;; s
0
i be a transition system and let ! = ht
1
; t
2
;    ; t
n
i, for t
i
2 , be a
finite walk, that is, ! 2 . The sequence  = h(t
1
); (t
2
);    ; (t
n
)i represents a sequence of
events (letters) from alphabet E, and is usually called a trace. Thus, a trace is a word over alphabet
E, feasible in system G. The set of all different traces defined by  is the language accepted by
transition system G, and is denoted by L(G).
2.2 State Graphs
Let an asynchronous circuit be represented by a black box with a set of input and a set of output
signals (see figure 2.4.a). Its behavior can be described by a finite state machine, which changes state
whenever a transition occurs at one of its input or output signals. Therefore it can be represented
by a labeled transition system, where each transition is bounded to the rising or the falling transition
of one of its signals. The label representing a signal transition is composed of a signal name and a
sign, indicating the direction of the transition. The rising and the falling transitions are represented
respectively by the plus (+) and minus ( ) signs. Also the asterisk () sign is used to refer to any of
the transitions.
In addition to the input and output signals, internal signals can also be used in the specification of
a circuit behavior. The existence of the internal signals can come from an initial partition of the
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Figure 2.4: Black boxes representing asynchronous circuits with a set X of input and a set Z of output
signals.
global behavior we want to describe. For instance, we can eventually decompose our black box from
figure 2.4.a in the two communicating black boxes of figure 2.4.b. The set of signals Y is internal to
the global system. Internal signals can also appear due to transformations of some transition system.
We will use the term state graph to designate a transition system with the transition interpretation
given above. We are aware it is abusive, since the common definition of state graph includes a state
interpretation [17]. However we believe no confusion arises. The common state interpretation can
be derived from the transition interpretation, and so we will use the same term for both definitions.
This bad use has also been used somewhere else. For instance, the synthesis package petrify[18]
use a description format called state graph where the state interpretation is not explicitly given. It is
generated by a tool during the synthesis procedure.
Definition 2.5 (state graph)
An initialized labeled transition system hS;E;; s
in
i is called a state graph if
 E = V  f+; g; and
 V = V
O
[ V
I
is a set of signals, with V
I
the set of input signals, V
O
the set of output and
internal signals, and V
I
\ V
O
= ;.
2.2.1 Switch Count Correctness
If a state graph description does represent a circuit behavior, a constraint is imposed to the order of
events of the same signal. No signal can switch twice in a given direction (either rising or falling)
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Figure 2.5: Two switch-over correct transition systems that can not represent a circuit description.
without switching in the opposite direction in between. Thus, for every trace (sequence of events),
transitions of the same signal must alternate in their signs. This property is called switch-over cor-
rectness [47], and is a necessary condition for the realizability of a description.
Definition 2.6 (switch-over correctness)
Let G = hS;E;; s
in
i be a state graph and let  = he
1
; e
2
;    ; e
n
i be a trace in G. Trace  is
switch-over correct if
8
e
i
;e
j
2E
; [(i < j) ^ (e
i
= e
j
)] ) [9
k
: (i < k < j) ^ (e
k
= :e
i
)]
where the operator : is used to represent a signal transition with the same name and the opposite sign
than the one it is applied to. (For instance, :v+ = v .)
A state graph is switch-over correct if all of its traces are switch-over correct.
However it is not sufficient. Consider for instance the transition systems (state graphs) in figure 2.5.
For every feasible trace, transitions of the same signal alternate in their sign, that is, they are switch-
over correct. However none of these transition systems can represent a circuit behavior. In both cases,
if transition a+ is enabled in state x
0
, then signal a must be at 0 in that state. But transition a  is
also enabled in the same state, and so signal a must be at 1, which leads to a contradiction.
The state graph on the left side is weakly connected, while the one on the right side is unilaterally
connected. If a state graph is strongly connected, switch-over correctness does guarantee the absence
of this kind of contradiction. This is stated by the following lemma.
Lemma 2.7
Let G = hS;E;; s
in
i be a state graph. If G is strongly connected and switch-over correct, then both
the rising and falling transitions of any signal cannot be enabled at the same state.
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Proof
Let a be a signal, s a state and assume hs; a+; s
+
i; hs; a ; s
 
i 2 , that is a+ and a  are
enabled in s. Assuming G is strongly connected, then there is a cycle ! beginning on s, passing
on s
+
and ending on s. Also assuming G is switch-over correct, then the signal transition a+
occurs in ! as many times as a . Also, the occurrences of both events are interleaved. Thus,
moving backward in !, starting on s, we will find a a  before finding a a+. But that signal
transition is followed by transition hs; a ; s
 
i without an a+ in between, contradicting the
switch-over correctness assumption.
At this point we are facing a dilemma: either we limit acceptable specifications to strongly connected
state graphs, or we define a property more general than switch-over correctness. We will follow the
latter approach. Consistency, a property defined on states and presented below, can be used for that
purpose. However, we are introducing a new property, that similarly to switch-over correctness is
based on events. But it is defined on semi-walks instead of walks.
Definition 2.8 (switch count)
Let G = hS;E;; s
0
i be a state graph, with E = V f+; g; let ! = hx
0
; t
1
; x
1
;    ; x
n 1
; t
n
; x
n
i
be a semi-walk in G, that is, each t
i
has the form of either hx
i 1
; e
i
; x
i
i or hx
i
; e
i
; x
i 1
i; finally, let
v 2 V . The switch count of v over !, denoted cnt(v; !), is defined as the result of the following
procedure:
let cnt = 0;
for i = 1 to n do
if t
i
= hx
i 1
; e
i
; x
i
i and e
i
= v+ then cnt = cnt+ 1;
if t
i
= hx
i 1
; e
i
; x
i
i and e
i
= v  then cnt = cnt  1;
if t
i
= hx
i
; e
i
; x
i 1
i and e
i
= v+ then cnt = cnt  1;
if t
i
= hx
i
; e
i
; x
i 1
i and e
i
= v  then cnt = cnt+ 1;
return cnt;
Moving a transition associated with signal v forwards, the count is incremented for the rising tran-
sition and decremented for the falling transition. Moving a transition backwards, the increment-
ing/decrementing is done in the opposite direction.
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Definition 2.9 (switch count correctness)
1. A signal v is switch count correct on state graph G if for every semi-walk ! defined on G,
cnt(v; !) 2 f 1; 0; 1g;
2. state graph G is switch count correct if all its signals are switch count correct.
State graphs of figure 2.5 are not switch count correct. For the one on the left side, semi-walk
hx
1
; hx
0
; a+; x
1
i; x
0
; hx
0
; a ; x
5
i; x
5
i has a switch count of  2. For the one on the right side, semi-
walk hx
1
; hx
0
; a+; x
1
i; x
0
; hx
0
; a ; x
4
i; x
4
i also has a switch count of  2.
Let !
1
and !
2
be two semi-walks of a switch-count correct state graph, such that the ending state
of !
1
is the beginning state of !
2
. Their composition, denoted by !
1
!
2
, is the semi-walk obtained
following !
1
by !
2
. The following lemma is derived straightforward from definition 2.8, and so is
given without a proof.
Lemma 2.10
cnt(v; !
1
!
2
) = cnt(v; !
1
) + cnt(v; !
2
)
Let ! 1 be the reverse of !, that is, if ! = hx
0
; t
1
; x
1
;    ; x
n 1
; t
n
; x
n
i, then
!
 1
= hx
n
; t
n
; x
n 1
;    ; x
1
; t
1
; x
0
i. The following lemma is also derived straightforward from
definition 2.8, and so is also given without a proof.
Lemma 2.11
cnt(v; !) + cnt(v; ! 1) = 0
Let !
1
and !
2
be two semi-walks of a switch-count correct state graph, with the same beginning state
and the same ending state.
Lemma 2.12
cnt(v; !
1
) = cnt(v; !
2
)
Proof
Assume cnt(v; !
1
) 6= cnt(v; !
2
). Since, by lemma 2.11, cnt(v; !
2
) =  cnt(v; ! 1
2
), we have
cnt(v; !
1
) + cnt(! 1
2
) 6= 0. The ending state of !
1
coincides with the beginning state of ! 1
2
.
Thus, !
1
!
 1
2
is a semi-walk and has a switch count different from 0. Also, the beginning state
of !
1
coincides with the ending state of ! 1
2
, and !
1
!
 1
2
!
1
!
 1
2
is also a semi-walk. Its switch
count is necessarily lower than -1 or greater than 1, contradicting the switch-count correct
assumption.
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2.2.2 State Graph
The purpose of circuit specification is to make circuit synthesis. In that sense, states must be encoded
in a binary vector, where each bit represents the value 0 or 1 of a signal. Eventually, the signals used
for specification are enough to differently encode all states. Sometimes, however, it is necessary to
add some extra internal signals.
The state graph description given by definition 2.5 is normally associated with a state labeling func-
tion, which assigns a binary vector of length n to each of its states. There is a bit in this vector for
each signal of the state graph. The usual state graph definition includes this state labeling function.
Definition 2.13 (state graph)
A state graph is the tuple hS;E;; 
S
; s
in
i, where
 hS;E;; s
in
i is an initialized labeled transition system;
 E, the set of events, is formed from the product V  f+; g, where V is the set of signals;
 
S
: S  V 7! f0; 1g is a state labeling function, which assigns a binary value for each s 2 S
and for each v 2 V .
Often all the signal bits associated with the same state are grouped together in a binary vector. That
is, the state labeling function takes the form 
S
: S 7! f0; 1g
n
, which involves an implicitly ordering
of the signal bits. In the typical graphical representation of a state graph, states appear decorated with
this binary vector. Moreover, bits of excited signals appear further decorated with a prime1. See as
an example the state graph depicted in figure 1.20.
2.2.3 Consistency
If a state graph, as defined by definition 2.13, does represent a circuit behavior, there is a constraint
in its state labeling function. For instance, if signal transition v+ is enabled in state x, the state bit
associated with v must 0 at x and 1 at all states reached after the firing of v+. This property of state
graphs is called consistency.
1An asterisk is also used for the same purpose.
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Definition 2.14 (consistency)
A state graph G = hS;E;; 
S
; s
in
i, with E = V  f+; g, is called consistent (has a consistent
state assignment) if 
S
is such that for each transition hs; e; s0i 2 , and for each signal v 2 V ,
 if e = v+, then 
S
(s; v) = 0 and 
S
(s
0
; v) = 1
 if e = v , then 
S
(s; v) = 1 and 
S
(s
0
; v) = 0
 otherwise 
S
(s; v) = 
S
(s
0
; v)
Existence of a consistent state assignment is closed related to switch count correctness as is estab-
lished by the following theorem.
Theorem 2.15
The necessary and sufficient condition for a state graph to accept a consistent state assignment is to
be switch count correct.
Proof
Necessity: Let G = hS;E;; 
S
; s
in
i, with E = V  f+; g, be a consistent state graph.
Choose at random a semi-walk ! = hx
0
; t
1
; x
1
;    ; x
n 1
; t
n
; x
n
i and a signal v from G, and
determine the switch count of v in !. Let hx
i 1
; t
i
; x
i
i be an excerpt of !, with one transi-
tion. Transition t
i
can have the form hx
i 1
; e; x
i
i or hx
i
; e; x
i 1
i.
2 If 
S
(x
i 1
; v) = 
S
(x
i
; v),
the label of t
i
is not associated with signal v and thus no increment or decrement is done
when moving from x
i 1
to x
i
. If 
S
(x
i 1
; v) = 0 and 
S
(x
i
; v) = 1, t
i
has the form
hx
i 1
; v+; x
i
i or hx
i
; v ; x
i 1
i. In both cases going from x
i 1
to x
i
makes the switch count
increments. Similarly if 
S
(x
i 1
; v) = 1 and 
S
(x
i
; v) = 0, the switch count decrements.
No two increments (decrements) can exist without a decrement (increment) in between, and so
cnt(!) 2 f 1; 0; 1g.
Sufficiency: Assume G be switch-count correct. Let v be a signal and let hs; v+; s0i 2 .
Let (x; v) be the switch count of v over every semi-walk beginning on s and ending on x.
Note that by lemma 2.12 all semi-walks with the same beginning and the same ending states
have the same switch count. By definition 2.8, (s; v) = 0 and (s0; v) = 1. Moreover,
(x; v) 2 f0; 1g. Indeed, by definition 2.9 and the assumption of switch-count correctness,
2Remember we talking about semi-walks.
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(x; v) 2 f 1; 0; 1g; but it cannot be -1, because in that case, by lemma 2.10, the semi-walk
!
0
= hs
0
; hs; v+; s
0
i; s;    ; xi would have a switch count of -2.
For any transition hx
1
; v+; x
2
i we have (x
1
; v) = 0 and (x
2
; v) = 1. Otherwise, if (x
1
; v)
was equal to 1, (x
2
; v) would be equal 2. Similarly, for any transition hx
1
; v ; x
2
i we have
(x
1
; v) = 1 and (x
2
; v) = 0. Finally, for any transition hx
1
; e; x
2
i, with e 62 fv+; v g, we
have (x
1
; v) = (x
2
; v).
Thus, 
S
(x; v) = (x; v) is a state labeling function satisfying all conditions of definition 2.14.
Consistent state assignment is a necessary condition for deriving logic functions for signals encoding
a state graph [16]. This encoding is required to be unambiguous, that is, a state code must uniquely
represent a state of the specification. The first approach is to impose different states to have different
binary vectors. In such a case the state graph is said to hold the unique state code (USC) property.
The state graph of the D-latch depicted in figure 1.20 holds the unique state coding property.
But input signals are delivered by the environment. The circuit is responsible to generate the logic
functions for output and internal signals. Therefore the unambiguous state assignment must concern
only these signals. As we have already mentioned in the chapter 1, the next-state function for a signal
v maps the state code of each state s into:
 1 if signal v is stable at 1 or excited to go to 1 in s;
 0 if signal v is stable at 0 or excited to go to 0 in s;
Additionally, all state codes that do not correspond to any reachable state from the initial state are
mapped into a don’t care. Thus, different states can have the same state code as long as they have
the same set of excited output and internal signals. This property of state graphs is called complete
state coding (CSC). It was shown [16] that a consistent state graph holding the complete state coding
property has well-defined next-state functions for all output and internal signals. In figure 2.6 is
depicted a state graph, borrowed from [17], with 10 states but only 8 different state codes. Let a and b
be output signals and c and d input signals. States x
0
and x
2
have the same binary code 0110. Output
signal b is excited in state x
0
but not in state x
2
. Therefore there is a CSC violation and states x
0
and
x
2
are said to be in CSC conflict. States x
5
and x
7
also have the same state code 1111, but they are
not in conflict, since only input signals are excited in those states.
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Figure 2.6: A state graph that does not hold the complete state coding property.
2.3 Petri Nets
A Petri net [61, 69] is a graphical and mathematical modeling formalism frequently used to describe
the behavior of systems. The underlying structure of a Petri net is a directed, weighted, bipartite
graph, with two kind of vertices, called transitions and places. Transitions and places are connected
through arcs. Any arc can be either from a place to a transition or from a transition to a place. Arcs
can never directly connect two transitions or two places. It is assumed there can exist only one arc
connecting the same ordered pair of vertices. However, each arc is decorated with a label, called the
weight, which is a positive integer. An arc with weight n is equivalent to the existence of n parallel
arcs.
Definition 2.16 (Petri net structure)
A Petri net structure (PNS) [61] a 4-tuple N = hP; T; F;W i, where
 P is a set of places;
 T is a set of transitions;
 F  (P  T ) [ (T  P ) is the flow relation; and
 W : F 7! f1; 2; 3; : : :g is a weight function which assigns a positive integer to each arc f 2 F .
Often W is the constant 1 function and the Petri net structure, said to be ordinary, is simply defined
by the 3-tuple N = hP; T; F i.
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Figure 2.7: A Petri net structure and two Petri nets defined over it.
In the usual graphical representation places are represented by circles and transitions by bars or boxes.
Weights are represented by numbers labeling the arcs. Arcs with weight 1 have usually the label
omitted. Figure 2.7.a shows a Petri net structure with 4 places and 4 transitions.
A place p 2 P is a predecessor of a transition t 2 T if hp; ti 2 F . Likewise, a transition t 2 T
is a predecessor of a place t 2 T if ht; pi 2 F . Successors can be defined in a similar way. The
set of all predecessor and all successor places of a transition t are denoted by t and t, respectively.
Similarly, the set of all predecessor and all successor transitions of a place p are denoted by p and
p, respectively. In the Petri net structure of figure 2.7.a, transition t
1
has 2 predecessor places, p
1
and p
2
, and 1 successor place, p
3
. Thus, t
1
= fp
1
; p
2
g and t
1
 = fp
3
g.
Every place in a Petri net structure is marked with a non-negative integer. A marking is a function
M : P 7! f0; 1; 2; : : :g, which assigns a non-negative integer to each place p 2 P . Graphically, the
marking of each place is represented by a number or by black dots drawn inside the place. These
black dots are usually referred to as tokens. A Petri net structure with an initial marking is called a
Petri net.
Definition 2.17 (Petri net)
A Petri net (PN) is a 2-tuple N
M
= hN;M
0
i, where N is a Petri net structure and M
0
is the initial
marking.
54 CHAPTER 2. GRAPH MODELS
M
0
M
1
M
2
M
3
M
4
t
2
t
2
t
2
t
4
t
4
t
4
t
1
t
3
Figure 2.8: The reachability graph for the Petri net in figure 2.7.b.
Figure 2.7.b shows a Petri net obtained from the Petri net structure depicted in figure 2.7.a plus an
initial marking which assigns 3 tokens to places p
1
and p
2
and 0 tokens to the other places.
The dynamics of a Petri net is defined as follows. A transition is enabled whenever all its predecessors
places have a least as many tokens as the number labeling the connecting arcs. Any enabled transition
can fire, and when it fires tokens are removed from every predecessor place and tokens are added to
every successor place. The number of tokens removed/added depends on the arc labels. Referring
to figure 2.7.b transition t
1
is enabled because both places p
1
and p
2
have at least one token each.
Transition t
2
is also enabled, because place p
1
has at least one token and place p
2
has at least three
tokens.
Whenever a transition fires the Petri net evolves from one marking to another. A marking M0 is
reachable from another marking M if there is a sequence of enabled transitions firing that produces
M
0 starting from M . If, in the Petri net of figure 2.7.b t
2
fires, one token is removed from p
1
,
one token is removed from p
2
and one token is added to p
4
. After the token flow, transition t
4
becomes enabled, transition t
1
becomes disabled and transition t
2
keeps enabled. This new scenario
is represented by figure 2.7.c.
A marking of a Petri net represents a state of the system. Playing the token game we can construct
a transition system where states correspond to markings and transitions correspond to transitions
between markings. This transition system is called the reachability (case) graph of the Petri net. The
reachability graph for the Petri net in figure 2.7.b is depicted in figure 2.8.
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Petri nets are used to model the behavior of systems, which is done given interpretations to places and
transitions. In a common interpretation, transitions are synchronized with events and places are used
to represent pre-conditions and post-conditions for the occurrence of the events. For instance, when
Petri nets are used to model the behavior of asynchronous digital circuits, transitions are synchronized
with the falling or rising transitions of the signals of the circuit. Figure 1.21.a, in the Introduction,
shows a labeled Petri net describing the behavior of a D-latch.
Definition 2.18 (labelled Petri net)
A labeled Petri net3 is a 4-tuple N
L
= hN;M
0
; E;i, where
 N = hP; T; F;W i is a Petri net structure;
 M
0
is the initial marking;
 E is an alphabet of labels (events); and
  : T 7 ! E is the labeling function, which assigns a label (event) to each transition in the net.
A labeled Petri net is called single event if  is bijective. For a single event Petri net, T can be replaced
with E and  become the identity function. Thus, these labeled Petri nets can be represented by the
tuple hP;E; F;M
0
i.
A number of properties are important when we are using Petri nets for the modeling of asynchronous
circuits:
Liveness. A marking M is live if, no matter what marking has been reached, any transition can be
made enabled through some further firing sequence. A Petri net is live if its initial marking is
live. The Petri net in figure 2.9.a is not live. If after a firing of transition t
1
, transition t
3
fires a
marking is reached with one token in place p
4
and zero tokens in all the other places. After this
marking has been reached, it is impossible to evolve to a marking where transitions t
1
or t
2
are
enabled. The Petri net in figure 2.9.b is live.
Boundedness and safeness. A Petri net is said to be k-bounded if the number of tokens that any
place can hold after any firing sequence from the initial marking does not exceed a finite num-
ber k. A Petri net is said to be safe if it is 1-bounded. The Petri nets in figures 2.7.b, 2.9.a
3The terms interpreted Petri net or synchronized Petri net can be found in the literature with the same meaning.
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Figure 2.9: Illustrating liveness and boundedness in Petri nets: (a) bounded but not live; (b) live but
not bounded. (Petri nets borrowed from [61].)
and 2.9.b are respectively 3-bounded, safe and unbounded. Boundedness is closely related to
the existence of a finite implementation. If a Petri net is bounded, its reachability graph has
a finite number of markings (states). On the contrary, an unbounded Petri net has an infinite
reachability graph.
Persistence. A Petri net is persistent with respect to a transition t if for all markings M reachable
from the initial marking M
0
, such that t is enabled in M along with some other transition t0, t
remains enabled after the firing of t0. If the firing of t0 brings the net to a marking M0 where t
is not enabled, t is said to be disabled by t0, and the net is said to be non-persistent with respect
to t. A Petri net is persistent if it is persistent with respect to all its transitions. The Petri net
in figure 2.9.a is not persistent with respect to transitions t
2
and t
3
. Consider the net evolves
to the marking with one token in places p
2
and p
3
and zero tokens in places p
1
and p
4
. Both
transitions t
2
and t
3
are enabled. But the firing of one them will disable the other. The net in
figure 2.9.b is persistent with respect to all transitions.
For labeled Petri nets we are often more interested in persistence of the events labeling the transi-
tions than in persistence of the transitions themselves. We call this property event persistence or
simply persistence if no confusion arises. For single event Petri net the two types of persistence are
equivalent.
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2.4 Signal Transition Graphs
As already mentioned in chapter 1, signal transition graph (STG) [16, 70] is the widest-used event-
based model for the specification of the behavior of speed independent asynchronous circuits and
of the environment it is immersed. An STG is a labeled Petri net where transitions are interpreted
as events and places as pre- and post-conditions for the occurrence of those events. The classes of
acceptable Petri nets mostly depend on the type of manipulation one wants to do. One restriction is,
however, always imposed: the Petri net have to be bounded, in order to have a finite number of states,
and so to be implementable. Another restriction is also usually considered: all arcs of the Petri net
have unitary weight. Also the types of acceptable events have evolved since the early work on logic
synthesis from STG. Nowadays the events considered are those related with the switching activity on
the signals of a circuit, namely [66, 58]:
 the rising transition of a signal a, denoted by a+, representing the switching from 0 to 1;
 the falling transition of a signal a, denoted by a , representing the switching from 1 to 0;
 the toggle transition of a signal a, denoted by a, representing that signal a either rises or falls
according with its current value;
 the dummy transition, denoted by , used for representing synchronization and some other
conditional behaviors (for instance, to non-deterministically allow or inhibit the switching of a
signal)
Definition 2.19 (Signal Transition Graph)
An Signal Transition Graph is a 4-tuple C = (N;M
0
; E;), where
 N = hP; T; F i is an ordinary Petri net structure;
 M
0
is the initial marking;
 E  V  f+; ; g [ fg is the set of events, being V the set of signals;
  : T 7! E is the labeling function which assigns an event to each transition in T .
58 CHAPTER 2. GRAPH MODELS
c+c+a  b 
a+ b+
c 
c+ =2c+ =1a  b 
a+ b+
c 
p
1
p
1
p
3
p
3
p
2
p
2
(a) (b)
Figure 2.10: (a) A signal transition system (STG). (b) The same STG but with different occurrences
of the same event discriminated by means of indices.
The conventional graphical representation for STG is slightly simplified relatively to the usual PN
representation. Transitions are represented simply by their label names, places are denoted by circles
and elements of the flow relation are represented by directed arcs. Places with only one predecessor
and one successor are usually omitted, in which case a directed arc connect the predecessor transition
to the successor one. Tokens in these implicit places are represented by black dots on the arcs.
Figure 2.10.a shows an STG with 6 events, 7 transitions and 7 places, 4 of them implicit. In this
figure there are 2 transitions labeled with the same event, c+. Representing a transition just by its
label makes it difficult to distinguish different occurrences of the same event, especially if we are
representing the STG in some textual format. In order to make the distinction a different index is
often added to each occurrence of the same event. The STG in figure 2.10.a is repeated in figure 2.10
with the two occurrences of event c+ differentiate by means of indices.
In textual representation of STG implicit places are normally defined by the pair of transitions it lies
in between. For instance, in figure 2.10, < a+; a  > is the implicit place with a+ as the predecessor
transition and a  as the successor transition.
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As STG can explicitly capture the causality, concurrency and choice relations between signal transi-
tions existent in circuits, it can formally capture the information often represented by timing diagrams.
In the initial marking of the STG in figure 2.10, both events a+ and b+ are enabled, but only one
of them can occur. There must exist a choice between the two events. If, for instance a+ fires, the
system evolves to a marking where both events a  and c+=1 are enabled. But now these two events
can occur concurrently.
2.5 Theory of Regions
There is a one to one relation between markings of a Petri net and states of its reachability graph. A
given place p of the Petri net will eventually participate in more than one marking. Thus, there must
be a set of states r in the reachability graph, correspondent to that place p. Place p eventually has a
set of incoming arcs, the input transitions, and a set of outgoing arcs, the output transitions. These
transitions represent the transitions of the reachability graph that enter and exit set r. Let us illustrate
these ideas with an example.
Consider, for instance, the transition system depicted in figure 2.11, which is the reachability graph
of the STG in figure 2.10. The names given to the states represent the corresponding markings in the
STG. For instance, the initial state, the one with a double circle, is called p
1
, because it corresponds
to a marking with one token in place p
1
and zero tokens in the other places. The implicit places
ha+; a i, ha+; c+=1i, hb+; c+=2i and hb+; b i are referred to as p
4
, p
5
, p
6
and p
7
, respectively.
The indices in event c+ have been kept for illustration purposes.
Place p
1
has one incoming arc, from transition c , and two outgoing arcs, to transitions a+ and b+.
All c , a+ and b+ have a single occurrence in the Petri net. Thus, place p
1
corresponds to the set
of states r
1
= fp
1
g, entered by c  and exited by a+ or b+. Note that, in the reachability graph, all
transitions labeled with c  enter set r
1
, while all transitions labeled with a+ or b+ exit r
1
. All other
transitions are either internal or external to the set, thus none crossing it. A set of states where all
transitions labeled with the same event have the same “entry/exit” relation is called a region [19] and
will be formally defined below. Set r
1
is a region.
Place p
2
is a little more interesting. It has two incoming arcs, from transitions a  and c+=2, and
one outgoing arc, to transition c , and corresponds to the set of states r
2
= fp
2
p
5
; p
2
p
3
; p
2
p
7
g. If
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Figure 2.11: (a) The reachability graph for the STG in figure 2.10. (b) the same graph with some
regions marked: (A) the region entered by c  and exited by a+ or b+, (B) the excitation region for
event a ; (C) the switching region for event b+.
we consider c+=1 and c+=2 as different events, r
2
is a region; otherwise it is not. Indeed, the two
transitions labeled with c+=2 enter set r
2
, while the two labeled with c+=1 do not cross r
2
. For safe,
single event Petri nets there is a one to one correspondence from places in the Petri net to regions in
its reachability graph.
There is also a relation between transitions of a Petri net and states of its reachability graph. A Petri
net transition is enabled if all its predecessor places are marked. Thus, the set of states correspondent
to markings where these places are all marked must have that transitions enabled. Such a set of states
is called an excitation region [47]. Consider, for instance, in the Petri net of figure 2.10, transition
a . Its pre-condition corresponds to place p
4
marked, which in turn corresponds to the set of states
r
3
= fp
4
p
5
; p
4
p
3
g in figure 2.11. Clearly, this is the set of all states where event a  is enabled, that
is, the excitation region for event a .
A more interesting situation occurs with event c+. If we consider only occurrence c+=1, its pre-
condition corresponds to place p
5
marked, which in turn corresponds to the set of states r
4
=
fp
2
p
5
; p
4
p
5
g. This set has all states with event c+ enabled, but there are other states, not included in
r
4
, with the same event enabled. If we consider only occurrence c+=2, the pre-condition corresponds
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to place p
6
marked, and the corresponding reachability graph set of states is r
5
= fp
6
p
7
; p
6
p
3
g. This
set is composed of all states where c+ is enabled, not included in set r
4
. As we will understand below,
r
4
and r
5
are elementary excitation regions and r
6
= r
4
[ r
5
is a generalized excitation region.
When a transition fires, tokens are added to the successor places of that transition. These marked
places represent a set of markings, which in turn represent a set of states in the reachability graph.
This set of states is called a switching region and represent the set of states reached by the firing of a
given event. Consider transition b+ in the Petri net of figure 2.10. Its post-condition corresponds to
places p
6
and p
7
marked. There is a single state in the reachability graph corresponding to both p
6
and p
7
marked. Thus, the switching region for event b+ is the set r
7
= fp
6
p
7
g.
Next we are given formal definitions for excitation region, switching region and region. Let G =
hS;E;; s
in
i be a transition system and e 2 E an event.
Definition 2.20 (excitation region)
 A set r  S is called the generalized excitation region for event e if it is the maximal set of
states where event e is enabled, that is, the following conditions are true:
1. 8
s2r
;9
s
0
2S
: hs; e; s
0
i 2 
2. 8
s62r
;8
s
0
2S
: hs; e; s
0
i 62 
 A set r  S is called an (elementary) excitation region for event e if it is the maximal connected
set of states where event e is enabled, that is, the following conditions are true:
1. 8
s2r
;9
s
0
2r
: hs; e; s
0
i 2 
2. the transition sub-system induced by r is a connected component.4
The generalized excitation region for event e is the union of all elementary excitation regions for
event e.
Definition 2.21 (switching region)
 A set r  S is called the generalized switching region for event e if it is the maximal set of
states reached by an occurrence of event e, that is, the following conditions are true:
1. 8
s2r
;9
s
0
2S
: hs
0
; e; si 2 
4For a definition of connected component see section 2.1.4.
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2. 8
s62r
;8
s
0
2S
: hs
0
; e; si 62 
 A set r  S is called an (elementary) switching region for event e if it is the maximal connected
set of states reached by an occurrence of e, that is, the following conditions are true:
1. 8
s2r
;9
s
0
2S
: hs
0
; e; si 2 
2. the transition sub-system induced by r is a connected component.
The generalized switching region for event e is the union of all elementary switching regions for event
e.
Definition 2.22 (region)
A subset of states r  S is a region in G if and only if the following condition is satisfied:
8
e 2 E
;8
hs; e; s
0
i; hx; e; x
0
i 2 
:
((s 2 r ^ s
0
62 r)) (x 2 r ^ x
0
62 r)) _
((s 62 r ^ s
0
2 r)) (x 62 r ^ x
0
2 r)) _
((s; s
0
2 r _ s; s
0
62 r) ) (x; x
0
2 r _ x; x
0
62 r))
There are two trivial regions in each transition system: the set of all states and the empty set of states.
Definition 2.23 (sub-region)
A region r0 is said to be a sub-region of another region r if and only if r0  r.
Definition 2.24 (minimal region)
A non-empty region r is minimal if there is no non-empty region r0 such that r0  r.
Some important properties are stated for regions:
Property 2.25
If r and r0 are two regions and r0  r, then r   r0 is a region.
Property 2.26
r is a region if and only if S   r is a region, where S is the set of all states.
Property 2.27
Every region can be represented as a union of disjoint minimal regions.
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The proof for the previous 3 properties can be found respectively in [9], [62] and [24]. Actually,
property 2.26 is a corollary of property 2.25.
The symbol  is used to represent different relations between regions and events. LetG = hS;E;; s
in
i
be a transition system, r be a region and e an event. Let R be the set of all regions definable on G.
Expression e  r means that e is an entry event for region r; similarly, the expression r  e means that
e is an exit event for region r;
Definition 2.28 (post-region)
1. A region r such that e  r is called a post-region of e.
2. The set of all post-regions of event e is denoted by e, that is, e = fr 2 Rje  rg.
Definition 2.29 (pre-region)
1. A region r such that r  e is called a pre-region of e.
2. The set of all pre-regions of event e is denoted by e, that is, e = fr 2 Rjr  eg.
Definition 2.30 (region interface)
1. The set of events r = fe 2 Eje  rg is called the input interface of region r.
2. The set of events r = fe 2 Ejr  eg is called the output interface of region r.
3. The pair hr; ri is called the interface of region r.
Theorem 2.31
Let G = hS;E;; s
in
i be a transition system and r
1
; r
2
 S to regions on it. If G is connected, the
following expression is true:
r
1
= r
2
() hr
1
; r
1
i = hr
2
; r
2
i
Proof
Proof for sufficiency is straightforward. To prove necessity, let assume r
1
6= r
2
. Because G
is connected, there is a transition t = hs; e; s0i such that, t is internal or external to one of the
regions and does cross the other. But then event e is in the interface of the latter region, while
it is not in the interface of the former. Thus, hr
1
; r
1
i 6= hr
2
; r
2
i.
In next chapters we will be interested in transition systems whose states are all reachable from the
initial state. Such transition systems are necessarily connected and thus we can use the interface to
represent a region.
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2.6 Conclusions
The behavior of asynchronous circuits is usually described at two different levels of abstraction. At
the state level, an asynchronous circuit is represented by a finite state machine, where evolution
from state to state is only commanded by the occurrence of transitions on the signals of the circuit.
Transition systems and state graphs are graph formalisms used to represent and manipulate circuit
behaviors at state level. State graphs are specific for describing circuits, actually being a specialization
of the more general transition system formalism. We will use state graphs to represent circuit behavior
and transition systems to represent manipulations to a circuit description.
The event level represents a higher level of abstraction in describing the behavior of an asynchronous
circuit. Behavior is put in terms of relations between events. Causality, concurrency and choice
between events can be captured explicitly at this level. Petri nets and signal transition graphs are
graph formalisms used to represent circuit behavior at event level. Again, signal transition graphs are
specific for describing circuit behaviors, actually being a specialization of the more general Petri net
formalism.
Most of our work was done at state level, thus making transition system and state graphs the most
used formalisms along the thesis. In some situations, however, a state level description appears to be
hardly convenient, because it is too large or because it is difficult to emphasize the desired item. In
such cases we prefer to use an event level description making things more clear.
Although, as mentioned, we have worked at state level, most of the manipulations done to circuit
descriptions are based on events. The notion of region thus plays an important role along the thesis.
Regions are sets of states with some fixed event relation. Making a transformation on a state graph
based in a region is equivalent to do some kind of event manipulation. Regions will be extensively
used in the remaining chapters.
Chapter 3
Transformations at State Level
Along this thesis transition systems (state graphs) are used as the preferred model to represent the
behaviour of asynchronous systems. These transition systems will be submitted to different types of
transformations in order to make them get some desirable properties. In this chapter we will cover
the set of transformations we are interested in. Three different types are considered:
1. Morphisms, a transformation, which maps a transition system into another. A special kind of
morphism, called projection, will be defined, which “hides” one or more events of a transition
system.
2. A composite operation of two or more transition systems, not necessarily state graphs, which
take the form of a product.
3. Two basic transformations which represent the insertion of a new event into a transition system
and the insertion of a new signal into a state graph. Under certain circunstances these two
transformations can be represented in product form.
3.1 Morphisms
Informally a morphism of a transition system into another is a mapping of the states, events and
transitions of the former into the states, events and transitions of the latter. Defined in the form of
a transition system operation, a morphism transforms a transition system into another with the same
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“structure”. Seen from a different angle, a morphism describes a way a transition system is simulated
by another.
Let G = hS;E;; s
in
i and G0 = hS0; E0;0; s0
in
i be two transition systems.
Definition 3.1 (morphism)
A morphism from G into G0 is a pair h; i where
  : S ! S
0 is a function which maps the states of G into the states of G0, while preserving the
initial state, that is, (s
in
) = s
0
in
;
  :  ! E
0
, with   E, is a function which maps the subset  of the events of G into the
events of G0;
 the following condition is satisfied
if hs
u
; e; s
v
i 2  then
8
>
<
>
:
h(s
u
); (e); (s
v
)i 2 
0
e 2 
(s
u
) = (s
v
) e 62 
Definition 3.1 brings implicitly a mapping on the transition relation. It can be defined as the function
 : ! 
0
, where    and (hs
u
; e; s
v
i) = h(s
u
); (e); (s
v
)i.
Figure 3.1 shows two examples of morphism. For both sets  and  and functions ,  and  are
defined as follow:
 = fe
1
g
 = fhx
1
; e
1
; x
2
ig
(x
1
) = y
1
; (x
2
) = (x
3
) = y
2
(e
1
) = f
1
(hx
1
; e
1
; x
2
i) = hy
1
; f
1
; y
2
i
Because  applies to only a subset of the events, a morphism allows for hiding some events of the
source transition system. In both examples in figure 3.1 event e
2
is hidden by the morphisms. Def-
inition 3.1 does not impose surjectivity to functions  or . This allows for the existence of states,
events and transitions in the target transition system images of no state, event and transition in the
source. For instance, in the example of figure 3.1.b, functions  and  are not surjective. Event f
2
and transition hy
1
; f
2
; y
1
i have no correspondence in the source transition system.
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(a) (b)
Figure 3.1: Two examples of morphisms. (a) A surjective morphism: every state, event and transition
of the transition system on the right side is the image of some state, event or transition on the left. (b)
A non-surjective morphism: event f
2
and transition hy
1
; f
2
; y
1
i have no correspondence on the left
side.
Different types of morphisms have been defined by different authors; see for instance [3, 2, 1, 25].
Bednardzyk in [2] defines a rigid morphism as the one where E0  E and  is the identity function
induced by E0, that is,  :  ! E0, with  = E0 and (e) = e. Figure 3.2.a shows an example of a
rigid morphism.
In [24], Cortadella et al. define split-morphism as a morphism where  is a bijection,  = E, and 
is a surjection. Also it imposes that hs
u
; e; s
v
i 2  if and only if h(s
u
); (e); (s
v
)i 2 
0
, which,
in conjunction with the bijectivity of  and the surjectivity of , imposes  to be a surjection. More, if
we assume no multiple arcs between the same pair of ordered states are allowed, it is also an injection.
Figure 3.2.b shows an example of a split-morphism.
Arnold in [1] defines homomorphism as a morphism where  is the identity function defined on E,
that is,  = E0 = E and  : E ! E, being (e) = e. In his definition function  appears represented
explicitly. On the other side, a homomorphism is assumed as a transformation from one transition
system to another with the same set of events, and thus function  is not given explicitly. Thus, a
homomorphism is defined by the tuple h; i. An homomorphism is said to be surjective if  and 
are surjections. If h is a surjective homomorphism from G to G0, G0 is called the quotient of G by h.
Figure 3.2.c shows an example of a homomorphism.
If ,  and  are bijections the morphism is called an isomorphism. Figure 3.2.d shows an example
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Figure 3.2: Examples of different type of morphisms: (a) rigid morphism; (b) split-morphism; (c)
homomorphism; (d) isomorphism.
of an isomorphism.
Definition 3.2 (isomorphism)
An isomorphism from G to G0 is a pair h; i where
  : S ! S
0 is a bijection on states which preserves initial state, that is, (s
in
) = s
0
in
;
  : E ! E
0 is a bijection on events; and
 hs
u
; e; s
v
i 2  () h(s
u
); (e); (s
v
)i 2 
0
If G is isomorphic to G0, G0 is isomorphic to G. If G and G0 are isomorphic, we denote that fact by
G

=
G
0
.
3.2. PROJECTION 69
3.2 Projection
Consider a transition system where some of its events are, for instance, non-observable. The source
and destination states of transitions labeled with these “invisible” events are thus indistinguishable.
The idea behind projection is to define a morphism which hides these non-observable events.
Before formally introducing the definitions of projection let us review some needed concepts. A
binary relation R on a set S is a set of ordered pairs constructed over S, that is, R  S  S. The
assertion hs
u
; s
v
i 2 R is usually abbreviated to s
u
Rs
v
, and we say s
u
is related to s
v
by R. Relation
R is reflexive if for all s
u
2 S, s
u
Rs
u
; it is symmetric if, for all s
u
; s
v
2 S, s
u
Rs
v
) s
v
Rs
u
; it is
transitive if for all s
u
; s
v
; s
w
2 S, (s
u
Rs
v
^ s
v
Rs
w
) ) s
u
Rs
w
.
A reflexive, symmetric, and transitive binary relation is called an equivalence relation. In an equiv-
alence relation  the set of all elements of S that are equivalent to a given element s
u
is called the
equivalence class of s
u
, and is denoted by [s
u
]

, or simply by [s
u
] if no confusion arises about the
equivalence relation. Thus [s
u
] = fs 2 S j s  s
u
g. If [s
u
] 6= [s
v
], for a given equivalence relation,
then [s
u
] \ [s
v
] = ;. The set of equivalence classes determined by a given equivalence relation  on
S is denoted by S= .
A partition of the set S is a division of S into subsets, such that each element of S belongs to exactly
one subset. There is a converse correspondence between equivalence classes and partitions on a given
set S: if  is an equivalence relation on S then S=  is a partition of S; conversely, if I is a partition
of S then there is an equivalence relation  such that I = S= .
Definition 3.3 (basic projection)
Let G = hS;E;; s
in
i be a transition system and let E0  E. The basic projection of G by E0,
denoted G # E0, is the transition system G0 = hS0; E0;0; s0
in
i where
S
0
= S=

0
= fh[s
u
]; e; [s
v
]i 2 S
0
E
0
 S
0
j hs
u
; e; s
v
i 2  and e 2 E0g
s
0
in
= [s
in
]
 being an equivalence relation on S defined inductively by:
if
 
hs
u
; e; s
v
i 2  and e 62 E0

then s
u
s
v
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1
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d
d
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d
Figure 3.3: Illustrating the concept of projection: (a) original transition system; (b) its basic projection
by fa; c; dg; (c) its deterministic projection by fa; c; dg.
The previous definition determines both that
if hs
u
; e; s
v
i 2  then
8
>
<
>
:
h[s
u
]; e; [s
v
]i 2 
0
e 2 E
0
[s
u
] = [s
v
] e 62 E
0
and that
if h[s
u
]; e; [s
v
]i 2 
0 then hs
u
; e; s
v
i 2 
So, the basic projection represents a surjective morphism from G into G0.
Figure 3.3.b shows the basic projection of the transition system at its left by the subset of events
fa; c; dg. For it we have [x
1
] = fx
1
; x
3
g, [x
2
] = fx
2
; x
4
g and [x
5
] = fx
5
g. Event b is hidden by
the projection. This example also shows that the basic projection can transform a deterministic into
a non-deterministic transition system. G is deterministic, but G
b
is non-deterministic: there are two
transitions leaving state [x
1
] labeled with the same event a.
Definition 3.4 (deterministic projection)
The deterministic projection ofG byE0, denoted byG + E0, is the transition system G0 = hS0; E0;0; s0
0
i
where
S
0
= S=

0
= fh[s
u
]; e; [s
v
]i 2 S
0
E
0
 S
0
j hs
u
; e; s
v
i 2  and e 2 E0g
s
0
0
= [s
0
]
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 being an equivalence relation on S defined inductively by:
 if (hs
u
; e; s
v
i 2  and e 62 E0) then s
u
s
v
 if (s
u
s
v
and hs
u
; e; s
w
i 2  and hs
v
; e; s
x
i 2 ) then s
w
s
x
The difference between both definitions is in the equivalence relation: states which cause non deter-
minism in the former are put in the same equivalence class in the latter. As an example, see figure 3.3,
where G
d
= G + fa; c; dg. In it [x
1
] = fx
1
; x
3
g, [x
2
] = fx
2
; x
4
; x
5
g. The definition of deterministic
projection is quite similar to the definition of collapse found for instance in [59] and [2] and applied
to concurrent asynchronous systems.1
3.2.1 Projection on State Graphs
When talking about state graphs, it makes no sense hiding event e without hiding its complement :e.
Thus any projection on a state graph should be determined by the subset of events induced by a subset
of signals. Moreover, since a state graph must be deterministic, basic projection can not be applied.
Thus whenever we make projections on state graphs we are referring to a deterministic projection
based on a set of events induced by a set of signals. We are fixing this with the following definition
Definition 3.5 (signal projection)
Let G = hS;E;; s
in
i, with E = V  f+; g, be a state graph, where V is the set of signals. Let
V
0
 V be a subset of signals. The deterministic projection G + (V 0  f+; g) is called the signal
projection of G by V 0 and is denoted by G + V 0.
Note that the same operator — the double down arrow (+) — is used to represent both a deterministic
projection of transition systems and a signal projection of state graphs. Figure 3.4 shows a state graph
with set of signals fa; b; c; dg and its signal projection by the subset fa; cg.
When a state graph is a valid representation of a circuit it must be deterministic and switch-count
correct. The signal projection preserves this two properties.
Theorem 3.6 (correctness-preservation)
Let G be a state graph and V 0 a subset of its signals. If G is deterministic and switch-count correct,
then G0 = G + V 0 is also deterministic and switch-count correct.
1A concurrent asynchronous system is basically a transition system plus an independent relation on events. For a more
precise definition see section 3.5 in this chapter.
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Figure 3.4: (a) A state graph with set of signals fa; b; c; dg. (b) Its signal projection by the subset
fa; cg. For the projection we have: y
1
= fx
1
; x
3
; x
11
; x
13
g, y
2
= fx
2
; x
12
g, y
3
= fx
4
; x
7
; x
8
; x
10
g
and y
4
= fx
5
; x
6
; x
9
g.
Proof
A signal projection is a deterministic projection and so G0 is deterministic. Remains to be
proved switch-count correctness preservation.
Let ! be a semi-walk in G and !0 its image by the projection; !0 can be obtained by contracting
all transitions labelled with events not in E0, that is, by removing all these transitions and
merging their end states. The switch count for any signal not hidden by the projection is thus
the same in ! and !0. Thus every semi-walks in G0 image of some semi-walk in G is switch
count correct.
By the rules of equivalence class construction, given by definition 3.4, there is no way for two
not connected states to go to the same equivalent class. Thus, every semi-walk in G0 is the
image of at least one semi-walk in G. Hence, every semi-walk in G0 is switch-count correct.
By the definition of signal projection two different states go to the same equivalence class if
1. they are connected by a transition on a hidden signal;
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2. they are reached by the same signal transition from states belonging to the same equivalence
class.
In any case their state codes only differ in bits of hidden signals. Thus, the state labelling function for
each signal bit preserved by the projection is the same, and so, the state assignment function for the
projection can be obtained from the original by deleting bits hidden by the projection. Take figure 3.4
as an example. By the projection states x
1
, x
3
, x
11
and x
13
go to the same equivalence class, which
corresponds to state y
1
. Bit for signal a has the same value in the state codes of all these five states.
The same happens with bit for signal c.
3.3 Product of Transition Systems
Labeled transition systems have been used to model the behavior of systems. When two or more
systems work together, we need to correlate the dynamics of the composite system with the dynamics
of its components. Two scenarios are possible. In a pure synchronous scenario, the occurrence of
an event in one component is necessarily accompanied by the simultaneous occurrence of an event
in each one of the other components. A global event, that is, an event in the composite system is
defined as a vector of events, one per system component. In a pure asynchronous scenario, an event
can occur in one component while no event occurs in some of the others. Assuming the existence of
a dummy event associated to every state, which makes the system to move from a state into itself, the
asynchronous scenario can be seen as the synchronous one.
The behavior of the composite system can be constrained by reducing the set of acceptable global
events. We will assume an asynchronous scenario constrained as follows:
1. events with the same name in different system components are assumed to be the same event;
2. events occur only one at a time;
The operation of product of transition systems ([1]) gives the formalism to represent the behavior of
the composite system in terms of the transition system descriptions of the components. As a result of
the product we get a transition system describing the overall behavior.
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3.3.1 Free product
Definition 3.7 (free product)
Let G
i
= hS
i
; E
i
;
i
; (s
i
)
in
i, for i = 1; 2;    ; n, represent n transition systems. The free product
G
1
G
2
  G
n
of these transition systems is another transition system G = hS;E;; s
in
i where
S = S
1
 S
2
     S
n
E = E
1
E
2
    E
n
 = 
1

2
    
n
s
in
= h(s
1
)
in
; (s
2
)
in
;    ; (s
n
)
in
i
This definition makes two assumptions:
1. It assumes the occurrence of events in different systems is synchronous, that is, when occurs
an event in one product member, synchronously occurs an event in each one of all the other
product members. It is exactly what “says” E = E
1
 E
2
     E
n
which represents the
actions of the composite system G. If e = he
1
; e
2
;    ; e
n
i is an element of E, the occurrence
of e in G represents the simultaneous occurrence of e
1
in G
1
, e
2
in G
2
,   , and e
n
in G
n
.
2. There is no interdependency between events in different systems, that is, the ocurrence of one
given event in one system does not condition the ocurrence of any event in the others.
Consider, for instance, transition systems G
u
and G
v
defined as follow, and shown in figure 3.5.a.
G
u
= hS
u
; E
u
;
u
; u
in
i
where
S
u
= fu
1
; u
2
g
E
u
= fe
1
; e
2
g

u
= fhu
1
; e
1
; u
2
i; hu
2
; e
2
; u
2
ig
u
in
= u
1
G
v
= hS
v
; E
v
;
v
; v
in
i
where
S
v
= fv
1
; v
2
g
E
v
= ff
1
; f
2
g

v
= fhv
1
; f
1
; v
1
i; hv
1
; f
2
; v
2
ig
v
in
= v
1
The transition system G, shown in figure 3.5.b, is the result of the free product between G
u
and G
v
(G = G
u
G
v
). It has 4 states, 4 events and 4 transitions. One of the states is not reachable from the
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Figure 3.5: Illustrating the free product between transition systems: (a) product operands; (b) product
result. Global state s
i:j
represents the ordered pair hu
i
; v
j
i.
initial state. Actually G = hS; T;; s
in
i, where
S = S
u
 S
v
= fs
1:1
; s
1:2
; s
2:1
; s
2:2
g
E = E
u
E
v
= fhe
1
; f
1
i; he
1
; f
2
i; he
2
; f
1
i; he
2
; f
2
ig
 = 
u

v
= fhs
1:1
; he
1
; f
1
i; s
2:1
i; hs
1:1
; he
1
; f
2
i; s
2:2
i;
hs
2:1
; he
2
; f
1
i; s
2:1
i; hs
2:1
; he
2
; f
2
i; s
2:2
ig
s
in
= hu
in
; v
in
i = fs
1:1
g
and where global state s
i:j
represents hu
i
; v
j
i.
3.3.2 Constraint Product
Often events in the composite system are interdependent. The ocurrence of an event in one system
conditions the ocurrence of some event in another system. Consider for instance that event e
u
of
system G
u
is in mutual exclusion with event e
v
of system G
v
. Thus no global event can contain both
event e
u
for G
u
and e
v
for G
v
. As another example consider that events e
u
and e
v
are synchronous:
when the former occurs in G
u
, the latter also occur in G
v
. In this case the global event set can not
contain elements with e
u
(e
v
) and without e
v
(e
u
). A similar situation occurs when there are events
common to two or more systems.
Keeping the synchronous assumption but considering events in different systems can be interdepen-
dent, some of the events in E
1
 E
2
     E
n
cannot occur in the composite system. The set of
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events of the composite system is thus a subset of this Cartesian product.
Definition 3.8 (constraint)
Let G = hS;E;; s
in
i be a transition system and I  E. The constraint of G by I , denoted by G[I],
is the transition subsystem obtained from G by removing all events not in I along with all associated
transitions.
Arnold ([1]) defines the synchronous product of G
1
; G
2
;    ; G
n
in relation to constraint I , denoted by
hG
1
; G
2
;    ; G
n
; Ii, as the transition subsystem of the free product G
1
G
2
    G
n
containing
only transitions labeled with an element of I . His synchronous product is thus equivalent to the
constraint of G by I , being G the free product of the n G
i
. Arnold calls synchronization constraint
the set I , and synchronization vector each one of its elements.
3.3.3 “Asynchronous” Free Product
Let now relax the synchronous assumption and consider that events in different systems are time un-
related, except for specific constraints added to the behavior. Consider for instance that the systems
in figure 3.5.a, repeated in figure 3.6.a, are time unrelated one from the other. Then, the expected be-
havior for the composite system is not the one in figure 3.5.b, but instead the one in figure 3.6.b. Here
events in the individual systems can occur independently from each other, as well as in simultaneity.
This “asynchronous” free product can be obtained via the free product by making some pre- and
post-processing. In the pre-processing phase we “extend” the transition system description of each
individual system by:
 adding a dummy event to its set of events;
 adding a self-loop transition labeled with the dummy event to every state.
In the post-processing phase we remove the dummy event of the composite system.
Definition 3.9 (dummy extension)
Let "
i
be the dummy event of transition system G
i
. The dummy-extension of G
i
is the transition
system G
i
= hS
i
; E

i
;

i
; s
in
i where
E

i
= E
i
[ f"
i
g


i
= 
i
[ fhs
i
; "
i
; s
i
i j s
i
2 S
i
g
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Figure 3.6: Illustrating the asynchronous free product between transition systems: (a) product
operands; (b) product result. Global state s
i:j
represents the pair hu
i
; v
j
i.
The set of events of the free product of the dummy-extensions G
i
is given by
E
"
= (E
1
[ f"
1
g) (E
2
[ f"
2
g)     (E
n
[ f"
n
g)
In it we can find elements corresponding to a non-dummy event in one of the members and dummy
events in all the others. This means the occurrence of an event in one of the individual system
makes the composite system change state. Also all combinations from 2 to n non-dummies can be
found. Thus all kind of simultaneity between events of the individual systems are possible. The
global dummy event, h"
1
; "
2
;    ; "
n
i, which corresponds to the occurrence of dummy events in all
the individual systems, is also an element of the global event set. In the post-product processing
phase we just remove it from the composite transition system along with all its associated transitions,
self-loops in the global states.
Definition 3.10 (asynchronous free product)
Let G
i
= hS
i
; E
i
;
i
; (s
i
)
in
i, for i = 1; 2;    ; n, represent n transition systems. The asynchronous
free product of these transition systems, also denoted by G
1
 G
2
     G
n
, is another transition
system given by the constraint G[I], where G is the free product of the dummy-extensions of all
G
i
and
I = E

  fh"
1
; "
2
;    ; "
n
ig
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Figure 3.7: Illustrating the use of dummy events to obtain the asynchronous free product: (a) Dummy-
extensions of the product operands in figure 3.6.a. (b) Free product result. Global state s
i:j
represents
the pair hu
i
; v
j
i. Removing the global dummy event h"
u
; "
v
i and all associated transitions, this tran-
sition system becomes the one in figure 3.6.b.
is the synchronization constraint which removes the global dummy event.
Let illustrate this with the example in figure 3.6. The dummy-extension of G
u
and G
v
are
G

u
= hS
u
; E

u
;

u
; u
in
i
where
S
u
= fu
1
; u
2
g
E

u
= fe
1
; e
2
; "
u
g


u
= fhu
1
; e
1
; u
2
i; hu
2
; e
2
; u
2
i;
hu
1
; "
u
; u
1
i; hu
2
; "
u
; u
2
ig
u
in
= u
1
G

v
= hS
v
; E

v
;

v
; v
in
i
where
S
v
= fv
1
; v
2
g
E

v
= ff
1
; f
2
; "
v
g


v
= fhv
1
; f
1
; v
1
i; hv
1
; f
2
; v
2
i;
hv
1
; "
v
; v
1
i; hv
2
; "
v
; v
2
ig
v
in
= v
1
and are depicted in figure 3.7.a. The free product G = G
u
 G

v
is the transition system depicted
in figure 3.7.b. If we remove from G the global dummy event h"
u
; "
v
i and all associated transitions,
we get the expected transition system depicted in figure 3.6.b.
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3.3.4 Asynchronous Product
Let now finally formally introduce the product we are interested in. The asynchronous product of
transition systems can be generally defined conditioning the asynchronous free product by some syn-
chronization constraint. We are interested in an asynchronous product definition which takes into
account the following points:
 Events in different transition systems with the same name are actually the same event and thus
are necessarily synchronized.
 Different events, i.e., events with different names, can never occur simultaneously.2
The set of events of the composite system can thus be defined as the union of the sets of events of the
individual ones. This definition actually corresponds to the product used by Bednarczyk ([3, 32]).
Definition 3.11 (asynchronous product)
Let G
i
= hS
i
; E
i
;
i
; (s
i
)
in
i, for i = 1; 2;    ; n, represent n transition systems. Their asynchronous
product, denoted by G
1
G
2
    G
n
, is another transition system G = hS;E;; s
in
i where
S = S
1
 S
2
     S
n
E = E
1
[E
2
[    [E
n
 = fhu; e; vi 2 S E  S j for i = 1; 2;    ; n
(e 2 E
i
^ hu
i
; e; v
i
i 2 
i
) _ (e 62 E
i
^ u
i
= v
i
) g
s
in
= h(s
1
)
in
; (s
2
)
in
;    ; (s
n
)
in
i
Figure 3.8.b shows the transition system result of the asynchronous product of the two transition sys-
tems at the left side. The initial states are marked with a double circle. Global state s
i;j
is equivalent
to hu
i
; v
j
i. When we are working with initialized transition systems we are not interested in states not
reachable from the initial state. Eventually, the transition system, result of an asynchronous product,
has states not reachable from the initial state. Such states can be removed without changing the be-
havior of the composite system. We will denote by reach(G) the transition subsystem of G obtained
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Figure 3.8: Illustrating the asynchronous product of transition systems: (a) product operands; (b)
product result; (c) reachable part of the product.
after removing all states not reachable from the initial state. Figure 3.8.c shows the transition system
in figure 3.8.b after removing all unreachable states.
A number of usefull properties can be proved to be satisfied by the asynchronous product of transition
systems. Some of them are put in terms of isomorphisms between transition systems.
Property 3.12 (determinism)
The asynchronous product of deterministic transition systems is a deterministic transition system.
Proof
Assume the product is not deterministic and let  be its transition relation. Then there are
two transitions such that hu; e; vi; hu; e; wi 2 . By the definition of asynchronous product, if
e 2 E
i
then hu
i
; e; v
i
i; hu
i
; e; w
i
i 2 
i
, which contradicts the determinism of the component.
Property 3.13 (associativity)
The asynchronous product of deterministic transition systems is associative. Formally, if G
1
, G
2
, and
G
3
are deterministic transition systems, then (G
1
G
2
)G
3
= G
1
 (G
2
G
3
).
2State graph definition assumes transitions are labeled with a single signal transition. Thus any valid global event must
contain exactly one event different from the dummy events.
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Proof
In terms of states and events the proof is straightforward since the Cartesian product and
union are associative operations. Let 
12
and 
(12)3
represent the transition relations for
G
1
 G
2
and (G
1
 G
2
)  G
3
respectively. From the definition of asynchronous product,
hhu
1
; u
2
i; e; hv
1
; v
2
ii 2 
12
if and only if the two following conditions are truth:
(e 2 E
1
^ hu
1
; e; v
1
i 2 
1
) _ (e 62 E
1
^ u
1
= v
1
)
(e 2 E
2
^ hu
2
; e; v
2
i 2 
2
) _ (e 62 E
2
^ u
2
= v
2
) (3.1)
Also, hhu
1
; u
2
; u
3
i; e; hv
1
; v
2
; v
3
ii 2 
(12)3
if and only if the two following conditions are
truth:
(e 2 E
12
^
X
12
z }| {
hhu
1
; u
2
i; e; hv
1
; v
2
ii 2 
12
) _ (e 62 E
12
^ hu
1
; u
2
i = hv
1
; v
2
i)
(e 2 E
3
^ hu
3
; e; v
3
i 2 
3
) _ (e 62 E
3
^ u
3
= v
3
) (3.2)
Replacing expression X
12
with conditions 3.1 and working the expression we get
(e 2 E
1
^ hu
1
; e; v
1
i 2 
1
) _ (e 62 E
1
^ u
1
= v
1
)
(e 2 E
2
^ hu
2
; e; v
2
i 2 
2
) _ (e 62 E
2
^ u
2
= v
2
)
(e 2 E
3
^ hu
3
; e; v
3
i 2 
3
) _ (e 62 E
3
^ u
3
= v
3
) (3.3)
Working on 
23
and 
1(23)
, the transition relations of G
2
G
3
and G
1
(G
2
G
3
), we will get
exactly the same conditions. So, the asynchronous product of transition systems is associative.
Property 3.14 (commutativity)
Up to isomorphism, the asynchronous product of deterministic transition systems is commutative.
Formally, if G
1
and G
2
are two deterministic transition systems, then G
1
G
2

=
G
2
G
1
.
Proof
Let G
12
= G
1
 G
2
and G
21
= G
2
 G
1
. Clearly, E
12
= E
21
and then function  :
E
12
7! E
21
can be defined as the identity function. Let  : S
12
! S
21
be a function defined as
(hu
1
; u
2
i) = hu
2
; u
1
i. Function  is clearly a bijection. Let  = 
12
7! 
21
be a function de-
fined as (hhu
1
; u
2
i; e; hv
1
; v
2
ii) = h(hu
1
; u
2
i); (e); (hv
1
; v
2
i)i = hhu
2
; u
1
i; e; hv
2
; v
1
ii.
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Function  is injective. Computing the image of 
12
by  we get
(
12
) = (fhhu
1
; u
2
i; e; hv
1
; v
2
iij
((e 2 E
1
^ hu
1
; e; v
1
i 2 
1
) _ (e 62 E
1
^ u
1
= v
1
)^
(e 2 E
2
^ hu
2
; e; v
2
i 2 
2
) _ (e 62 E
2
^ u
2
= v
2
))g)
= fhhu
2
; u
1
i; e; hv
2
; v
1
iij
((e 2 E
1
^ hu
1
; e; v
1
i 2 
1
) _ (e 62 E
1
^ u
1
= v
1
)^
(e 2 E
2
^ hu
2
; e; v
2
i 2 
2
) _ (e 62 E
2
^ u
2
= v
2
))g
= 
21
Thus, function  is also surjective and hence homomorphism h; i is an isomorphism from
G
12
into G
21
.
Statement 3.15 (idempotency)
Up to isomorphism and reachability from the initial state, the asynchronous product of deterministic
transition systems is idempotent. Formally, if G is a deterministic transition system, then reach(G)
=
reach (GG).
Proof
Let G  G = G
X
= hS
X
; E
X
;
X
; s
X
in
i. For the events, we have E
X
= E [ E = E.
Moreover, all events are obviously common to both product operands. For states, we have
S
X
= S  S. Let split this set into two, S0
X
and S00
X
, being S0
X
= fhu; vi 2 S
X
j u = v and
S
00
X
= fhu; vi 2 S
X
j u <> v. From the definition of asynchronous product, if hu
1
; e; v
1
i 2
 and hu
2
; e; v
2
i 2 , then hhu
1
; u
2
i; e; hv
1
; v
2
ii 2 
X
. If u
1
= u
2
, then v
1
and v
2
are
necessarily equal, because we have assumed G is deterministic. Thus, for every transition of

X
, if the source state belongs to S0
X
, the destination state also does. Since the initial state,
s
X
in
= hs
in
; s
in
i, belongs to S0
X
, no state from S00
X
is reachable from the initial state.
LetG0
X
= hS
0
X
; E
X
;
0
X
; s
X
in
i, be the transition subsystem obtained after deletion of all states
from S00
X
along with all associated transitions. Thus, 0
X
= fhhu; ui; e; hv; vii j hu; e; vi 2 g.
Function  : S ! S0
X
, with (u) = hu; ui, function  : E ! E
X
, with (e) = e, and function
 : ! 
0
X
, with (hu; e; vi) = hhu; ui; e; hv; vii are bijections, thus G
=
G
0
X
and hence
reach(G) 
=
reach(G0
X
) = reach(GG)
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Figure 3.9: An asynchronous product of transition systems with unfeasible events: (a) operands; (b)
asynchronous product, where state s
i:j
represents state hu
i
; v
j
i; (c) reachable part of the product.
An event e is said to be feasible if there is a state, reachable from the initial state, where e is enabled.
Otherwise it is said to be unfeasible. The asynchronous product operation does not preserve feasibility
of events. See for instance figure 3.9. Events b and c are feasible in the product operands, but they
are unfeasible in the product result.
3.3.5 Product of Projections
Let G = hS;E;; s
in
i be a deterministic transition system. Let E
1
; E
2
 E such that E
1
[E
2
= E
and consider G
1
and G
2
as the deterministic projections of G by E
1
and E
2
, that is, G
1
= G + E
1
=
hS
1
; E
1
;
1
; (s
1
)
in
i and G
2
= G + E
2
= hS
2
; E
2
;
2
; (s
2
)
in
i. Is there any relation between G and
G
12
= G
1
G
2
? Or, put in other words, can a homomorphism from G into G
12
be defined?
Consider 
1
and 
2
as the equivalence relations associated respectively to G
1
and G
2
. S
1
= S= 
1
and S
2
= S= 
2
are partitions of S. Each element s 2 S belongs to one and only one element of
S
1
, which is [s]

1
. Similarly s belongs to one and only one element of S
2
. S
12
= S
1
 S
2
and
so its elements have the form hu; vi. For each element s 2 S there is one and only one element
hu; vi 2 S
12
such that u = [s]

1
and v = [s]

2
. Thus we can define a function 
12
: S ! S
12
which
maps each state of S into a state of S
12
. Function 
12
preserves initial state. Indeed, 
12
(s
in
) =
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h[s
in
]

1
; [s
in
]

2
i which is the initial state of G
12
.
Let hs
a
; e; s
b
i 2 . By the definition of deterministic projection, if e 2 E
i
, for i 2 f1; 2g, then
h[s
a
]

i
; e; [s
b
]

i
i 2 
i
, otherwise [s
a
]

1
= [s
b
]

i
. Thus by the definition of product and since e 2
E
1
\E
2
, hh[s
a
]

1
; [s
a
]

2
i; e; h[s
b
]

1
; [s
b
]

2
ii 2 
12
. This transition is equal to h
12
(s
a
); e; 
12
(s
b
)i
and so, there is an homomorphism from G into G
12
. If 
12
is injective, G is isomorphic to a transition
subsystem of G
12
, the transition subsystem induced by the set of states 
12
(S). In this case the
interception of a state u 2 S
1
and a state v 2 S
2
represents either a single element of S or no element
at all. If 
12
is bijective, G is isomorphic to G
12
, and G
1
G
2
is a factorization of G (see section 3.5).
The following theorem expresses the existence of this homomorphism.
Theorem 3.16
Let G be a transition system, and E
1
and E
2
two subsets of its events such that E
1
[ E
2
is equal to
the whole set of events of G. There is an homomorphism from G into (G + E
1
) (G + E
2
).
A more general theorem can also be formulated
Theorem 3.17
Let G be a transition system, and E
1
and E
2
two subsets of its events such that E
1
[ E
2
is equal to
the whole set of events of G; let G
i
= G + E
i
, for i = f1; 2g; let G0
i
, for i = f1; 2g, be two state
graphs such that there is an homomorphism from G
i
to G0
i
; finally, let G0
12
= G
0
1
G
0
2
. There is an
homomorphism from G into G0
12
.
Proof
Let, for i = f1; 2g, 
i
be the equivalent relation associated to projections G
i
; let, for i =
f1; 2g, h
0
i
; 
0
i
i be the homomorphism from G
i
to G0
i
. (Note that 0
i
is the identity function on
set E
i
.) If we follow a similar reasoning as the one done for the previous statement we get the
function 0
x
x : S ! S
0
12
, which map states of G into states of G0
12
, defined by

0
12
(s) = h
0
1
([s]

1
); 
0
2
([s]

2
)i
In the other side, for each transition hs
a
; e; s
b
i of G there is a transition of G0
12
defined by
hh
0
1
([s
a
]

1
); 
0
2
([s
a
]

2
)i; e; h
0
1
([s
b
]

1
); 
0
2
([s
b
]

2
)i
This transition is equal to h0
12
(s
a
); e; 
0
12
(s
b
)i and so, there is an homomorphism from G into
G
0
12
.
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Theorem 3.16 can also be generalized by augmenting the number of factors.
Theorem 3.18 (homomorphism)
Let G be a transition system; let E
1
; E
2
;    ; E
n
 E be subsets of events such that E
1
[E
2
[    [
E
n
= E; let G
i
= G + E
i
, for i = 1; 2;    ; n: there is an homomorphism from reach(G) into
reach(G
1
G
2
    G
n
).
3.4 Product of State Graphs
A state graph is a specialized form of transition system. The product of state graphs is thus a product
of transition systems with some specificities. Namely
 State graphs represent the behavior of asynchronous circuits and thus the product is asyn-
chronous in nature.
 State graph events are bound to single signal transitions, which are mutual exclusive in nature:
under the state graph model signal transitions are assumed to be time separated. Thus all
synchronization vectors of the transition system product which represent more than one signal
transition must be deleted by the synchronization constraint.
 If a signal is common to two or more circuits, the occurrence of transitions on such signal must
occur simultaneously in all circuits. Thus events in different circuits bound to the same signal
transition must be synchronized.
 The product of state graphs must be a state graph.
The asynchronous product of transition systems given by definition 3.11 clearly observe three of the
previous points. Just the last needs to be analyzed. Let fC
i
= hS
i
; V
i
 f+; g;
i
; (s
i
)
in
i j i =
1; 2;    ; ng be a family of state graphs. Let C = hS;E;; s
in
i be their asynchronous product as
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given by definition 3.11. Thus,
S = S
1
 S
2
     S
n
E = (V
1
 f+; g) [ (V
2
 f+; g) [    [ (V
n
 f+; g)
= (V
1
[ V
2
[    [ V
n
) f+; g = V  f+; g
 = fhs
u
; e; s
v
i j fori = 1; 2;    ; n
(e 2 V
i
 f+; g) ^ h(s
u
)
i
; e; (s
v
)
i
i 2 
i
) _ (e 62 V
i
 f+; g) ^ (s
u
)
i
= (s
v
)
i
s
in
= h(s
1
)
in
; (s
2
)
in
;    ; (s
n
)
in
i
The definition of C conforms to definition 2.5 and so it represent a state graph.
We are interested in state graphs which are valid specifications of asynchronous circuits, which means
that they are deterministic and switch-count correct. For them the following theorem can be estab-
lished.
Theorem 3.19
The product of deterministic and switch-count correct state graphs is a deterministic and switch-count
correct state graph.
Proof
From statement 3.12 it comes that the product is deterministic. Let C
i
and C represent a
product operand and the product result, respectively. Let ! be a semi-walk in C; ! maps back
to each operand C
i
as a semi-walk !
i
obtained by contracting in ! all transitions not labelled
with events in E
i
. Assume now C is not switch count correct. Then there is a signal v and a
semi-walk ! in C , such that v is switch count incorrect in !. But then any contraction of ! not
including events v+ and v  is switch count incorrect in signal v. Thus signal v is switch count
incorrect in every operand where it appears, which contradicts the switch count correctness
assumption of the product operands.
3.5 Factorization
Given a transition system G can we determine a set fG
i
ji = 1; 2;    ; ng of transition systems such
that G 
=
reach(G
1
 G
2
     G
n
)? This is the purpose of factorization. Let introduce some
theory which leads to the conditions of factorization. It is based on Morin work in (concurrent)
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asynchronous systems ([59]. An asynchronous system is a pair hG; Ii where G = hS;E;; s
in
i is a
transition system and I  E  E is the independence relation, an irreflexive and symmetric binary
relation which satisfies the following swap condition
if he
1
; e
2
i 2 I then

hs
1
; e
1
; s
2
i; hs
2
; e
2
; s
3
i 2 ) (9
s
0
2
2S
: hs
1
; e
2
; s
0
2
i; hs
0
2
; e
1
; s
3
i 2 )

An asynchronous system is called sequential if I = ;. Morin has determined conditions which allow
an asynchronous system to be decomposed into a product of sequential factors. Factors are obtained
by deterministic projections — collapses in Morin terminology — of the transition system underlying
the asynchronous system by a set of dependent events. Subset   E is a set of dependent events if
()\I = ;. We are not directly interested in decomposing concurrency. However Morin results
can be used to determine if a set of deterministic projections are a factorization of a given transition
system: a transition system G can be seen as the asynchronous system hG; ;i and so any  is a set
of dependent events. We are reproducing here his theorem which determines those conditions. Some
adaptations were done in order to accomodate it to our purpose and to our terminology.
Let G = hS;E;; s
in
i be a transition system; let E
1
;    ; E
n
 E; let G
i
= G + E
i
, for i =
1;    ; n; let 
i
be the equivalence relation associated to projection G
i
; let G = fG
i
ji = 1;    ; ng
be a set of projections:
Definition 3.20 (state-state-separation)
Set G holds the state-state separation property if and only if
8s
1
; s
2
2 S; s
1
6= s
2
) (9
G
i
: [s
1
]

i
6= [s
2
]

i
)
Definition 3.21 (state-event-separation)
Set G holds the state-event separation property if and only if
8s 2 S;8e 2 E; s 6
e
!) (9
G
i
: [s]

i
6
e
!)
where u 6 e! means event e is not enabled in state u.
Theorem 3.22 (Morin’s decomposition)
If the set G holds both separation properties then
reach(G) 
=
reach(G
1
    G
n
)
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Let G be a transition system and let G = fG
i
j G
i
= G + E
i
; for i = 1; 2;    ; ng be a set
of projections, such that E
1
[ E
2
[    [ E
n
= E. In theorem 3.18 we have shown that there is an
homomorphism from reach(G) into reach(G
1
G
2
  G
n
). The separation conditions described
above are closely related to the injectivity and surjectivity of this homomorphism.
Theorem 3.23 (injectivity)
G holds the state-state separation property if and only if there is an injective homomorphism from G
into reach(G
1
    G
n
).
Proof
Let jGj = 2; for sets of projections with more elements a similar reasoning can be done. Let the
pair h; i represent the homomorphism, where  is the function on states and  the function on
transitions. Then (s) = h[s]

1
; [s]

2
iwhere 
1
and 
2
are the equivalent relations associated
to the two projections.
Assume now state-state separation does not hold. Thus there are 2 states s; s0 2 S such that
s 6= s
0
, [s]

1
= [s
0
]

1
and [s]

2
= [s
0
]

2
. Then (s) = h[s]

1
; [s]

2
i = h[s
0
]

1
; [s
0
]

2
i =
(s
0
) and the homomorphism is not injective, which proves sufficiency.
Now consider the homomorphism is not injective. Then (s) = (s0) for some s 6= s0. Thus
we have h[s]

1
; [s]

2
i = h[s
0
]

1
; [s
0
]

2
i and state-state separation property does not hold.
Necessity is also proved.
Theorem 3.24 (surjectivity)
G holds the state-event separation property if and only if there is a surjective homomorphism from G
into G

= reach(G
1
    G
n
).
Proof
Let the pair h; i represent the homomorphism, where  is the function on states and  the
function on transitions; let G = hS;E;; s
in
i;
Assume the homomorphism is not surjective. There two cases to consider:  not surjective and
 not surjective. Since the product is taken up to reachability, if  is not surjective,  also is
not. So it is enough to consider  not surjective. Then there are a state s 2 S and an event
e 2 E such that s 6 e! but (s) e!. If (s) e! then, for every i, either [s]

i
e
! or e 62 E
i
. Thus
state-event separation does not hold.
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Assume now state-event separation does not hold. There is a state s and an event e such that
s 6
e
! and for every projection G
i
— with equivalent relation 
i
— which not hide event e,
[s]

i
e
!. But then h(s); e; yi, for some state y, is a transition in G

. Thus the homomorphism
is not surjective, which concludes the proof.
3.6 Event Insertion on Transition Systems
A basic transformation of a transition system is accomplished by the insertion of a new event. There
can be different schemes for the insertion to take place. However, and in general, we are interested in
a scheme which preserves some of the properties of the original transition system, like trace equiva-
lence, persistence, and others.
A common scheme is based on a subset of states, whose exiting events are delayed by the new event.
Let G be a transition system, S its set of states and r  S. The insertion takes place as follows:
 G[r], the transition subsystem induced by r, is doubled;
 transitions entering G[r] are kept unchanged;
 transitions exiting G[r] have their source states transferred to corresponding states in the replica;
 all states in G[r] are connected via the new event to the corresponding states in the replica.
Thus the passage from r to S   r is delayed by the new event. This insertion is illustrated by
figure 3.10.
Definition 3.25 (event-insertion)
Let G = hS;E;; s
in
i be a transition system; let x 62 E be a new event; let r  S be an arbitrary
subset of states; let r 0, r 0 \ S = ;, be a set of new states such that for each s 2 r there is one and
only one s0 2 r0 and vice versa, that is, we can define bijection { : r ! r0. The insertion of x in G by
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Figure 3.10: Illustrating insertion of a new event on a transition system: the transition subsystem
induced by r is doubled; transitions going from a state in r to a state in S   r are transformed into
transitions going from a state in r0 into a state in S   r; states in r are connected to corresponding
states in r0 via a transition labeled with the new event x.
r produces another transition system G0 = hS0; E0;0; s
in
i defined as follows:
S
0
= S [ r
0
E
0
= E [ fxg

0
=  
fhs
u
; e; s
v
i j s
u
2 r ^ s
v
2 S   rg [
fh{(s
u
); e; {(s
v
)i j s
u
; s
v
2 r ^ hs
u
; e; s
v
i 2 g [
fh{(s
u
); e; s
v
i j s
u
2 r ^ s
v
62 r ^ hs
u
; e; s
v
i 2 g [
fhs
u
; x; {(s
u
)i j s
u
2 rg
Trace equivalence, determinism and deadlock-freedom are preserved by construction. The same does
not happen with persistence and commutativity. In [23] two theorems were proposed and proved
which determine conditions that the set r must satisfy in order persistence and commutativity to be
preserved.
Definition 3.26 (SIP-set)
Let G = hS;E;; s
in
i be a transition system, x 62 E be a new event, and r  S. Let G0 =
hS
0
; E
0
;
0
; s
in
i be the transition system obtained by the insertion of x in G by r.
1. r is said to be a persistence preserving set if for all e 2 E, if e is persistent in G then e is
persistent in G0;
2. r is said to be a speed-independence preserving set (often shortened SIP-set) if, additionally, if
G is commutative then G0 also is.
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Theorem 3.27 (persistence preserving)
Let G = hS;E;; s
in
i be a transition system and r  S: r is a persistence preserving set if and only
if
(hs
a
; e
1
; s
b
i; hs
a
; e
2
; s
c
i; hs
c
; e
1
; s
d
i 2  ^ s
c
2 r; s
d
62 r)) (s
a
2 r ^ s
b
62 r)
Theorem 3.28 (speed-independence preserving)
Let G = hS;E;; s
in
i be a commutative transition system and r  S: r is a SIP-set if and only if r
is a persistence preserving set and
(hs
a
; e
1
; s
b
i; hs
a
; e
2
; s
c
i; hs
c
; e
1
; s
d
i; hs
b
; e
2
; s
d
i 2  ^ s
a
; s
b
2 r ^ s
c
62 r)) s
d
62 r
3.7 Signal Insertion on State Graphs
Quite often the transformation to be executed in a state graph corresponds to the insertion of one or
more signals. The insertion of each signal actually corresponds to the insertion of two new events, the
positive and negative transitions of the signal to be inserted. After signal insertion we should obtain
a valid state graph, which preserves the properties of the original state graph. This means that, in
addition to property preserving considerations of the underlying transition system, consistency must
be preserved, both in terms of the original signals and of the inserted ones. Event insertions based
on definition 3.25 preserve consistency of the original signals. We have to obtain conditions which
guarantee consistency of the new added signal.
Let insert the new signal v in a state graph G based on two subsets of states, S+ and S  , such
that S + \ S   = ;. After insertion of v+ by S+ and of v  by S  , G is transformed to state
graph G 0, depicted in figure 3.11.a in a compact form. In order signal v to be consistent, the set
S S
+
 S
  should be composed of two disconnected sets, one of them being only reachable from
S
 
0
and the other only reachable from S+0. This is illustrated in figure 3.11.b, where it is clear that
is impossible to pass twice through v+(v ) without passing through v (v+). Thus, signal insertion
is actually based on a 4 blocks partition, I = hS0; S +; S 1; S  i. Partition I is usually referred to as
an I-partition [77]. Next theorem determines conditions the I-partition must hold in order the signal
insertion results in a consistent state graph.
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Figure 3.11: Transformed state graph after insertion of a new signal v based on the set of events S+
and S  .
Theorem 3.29 (consistent signal insertion)
Let G be a consistent state graph and I = hS0; S +; S 1; S  i be an I-partition of G. The state
graph obtained after insertion of a new signal v is consistent iff the only allowed transitions between
partition blocks are the following: S0 ! S + ! S 1 ! S   ! S 0, S + ! S   and S   ! S +.
3.8 Conclusions
Transition systems and state graphs are used to represent the behavior of asynchronous circuits. These
specifications will be analysed, in order to find out desired patterns, and will be manipulated in order
to make them earn some desired properties. In this chapter we introduced the main operations on
transition systems and state graphs needed to carry out both analysis and manipulation.
We started with morphism, an operation which maps a transition system into another transition sys-
tem. A morphism can be defined to hide one or more events of a transition system or to prove the
equivalence between transition systems. Then, we introduced the asynchronous product of two or
more transition systems. This operation will assume a preponderant role in chapter 5, when we de-
velop our synthesis procedure. We concluded the chapter, reviewing a fundamental operation on state
graphs, the insertion of a new signal, which, in turn, corresponds to a fundamental operation in transi-
tion systems, the insertion of a new event. Here we have just borrowed definitions from the literature.
In chapter 5 we will adapt these definitions to our reality.
Chapter 4
Conflicts
In chapter 1 conditions for the implementability of a specification as a speed-independent asyn-
chronous circuit were presented. Apart from switch-count correctness, a specification must hold
the complete state coding (CSC) property and be persistent with respect to all signals, except for
inputs being disabled by other inputs. In this last case, the responsibility for the disabling is of the
environment, which is assumed to be well behaved.
Configurations which invalidate the implementability as a speed-independent circuit are called con-
flicts. Two types of conflicts can be referred: complete state coding (CSC) conflicts and speed inde-
pendent (SI) conflicts. A CSC conflict exists whenever two or more states violate the CSC property,
that is, there are different states with the same binary code but with different sets of excited output
signals. Figure 4.1.a shows a state graph with two CSC conflicts. Assume a is the input and b the
output signals. States x
1
and x
5
have the same binary code, 10. However they have different sets of
excited output signals. Signal transition b+ is enabled in x
1
but not in x
5
. Similarly, states x
2
and x
4
have the same binary code, 01, with signal transition b  enabled in x
4
but not in x
2
.
Many approaches to solve CSC conflicts have been proposed (e.g. [17, 21, 82, 78]). They can solve
most conflict situations, but, in some cases, restrict the class of acceptable specifications. The one
described in [17], and implemented in the software synthesis tool petrify [22, 20], can automatically
solve most CSC conflicts while accepting quite generic specifications, even with a large amount
of states. Based on the theory of regions, it works doing behavior-preserving transformations on the
state graph specification. The CSC conflicts are solved by means of insertions of new internal signals,
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Figure 4.1: (a) A state graph with two CSC conflicts, between states x
1
and x
5
and between states x
2
and x
4
. (b) Conflict free solution obtained by petrify.
which must assume different values for the states under conflict. Using the synthesis tool petrify to
solve the CSC conflicts of the state graph in figure 4.1.a we obtain the state graph in figure 4.1.b. Both
conflicts are solved by adding the single internal signal s.
Not all CSC conflicts are solved by petrify. Consider for instance the state graph in figure 4.2,
borrowed from [81]. There is a CSC conflict between states x
7
and x
13
. When committed to work
this specification, petrify reports its unability to find a solution, because the “input non-commutativity
produces irreducible CSC conflicts”. In state x
1
both events a
1
+ and a
2
+ are enabled. Depending
on the order of their occurrence either state x
7
or x
13
is reached. Actually, this non-commutativity is
the cause of the CSC conflict.
Non-commutativity is one kind of SI conflict, as we will present in the next section. In the previous
example, while the SI conflict persists, the CSC conflict cannot be solved; eventually, solving the SI
conflict will make the CSC conflict to disappear.
Thus, elimination of SI conflicts must be addressed before treating CSC conflicts. The rest of this
chapter is dedicated to SI conflicts. We will start by introducing the notion of concurrent conflict,
a conflict associated with events simultaneously enabled in a given state. Then, concurrent conflicts
will be analyzed in the field of state graphs, considering their association with input and output sig-
4.1. CONCURRENT CONFLICTS 95
x
1
x
2
x
3
x
4
x
5
x
6
x
7
x
8
x
9
x
12
x
13
b
2
 
a
2
+
b
2
 b
1
 
b
1
 
b
1
+
a
2
+
a
1
 
a
1
+
a
1
+
x
10
0010
0110
1100
0101
0100
b
2
+
0001
a
2
 
1101
1001
x
11
b
2
+
a
2
 
0000
1010
a
1
 
1000
a
1
+
1110
1100
a
2
+
b
1
+
Figure 4.2: A state graph with an irreducible CSC conflict.
nals. Some configurations, as it will be shown, invalidate the implementation as a speed-independent
circuit. In such cases, the concurrent conflict is called a speed-independent (SI) conflict.
4.1 Concurrent Conflicts
Concurrent conflicts are associated with situations where the relative speed of simultaneously enabled
events dictates how the system evolves. Two classes of situations can be considered: event non-
persistence and event non-commutativity. An event non-persistence exists whenever an enabled event
is disabled by the occurrence of another event. For instance, in figure 4.2, in state x
3
, both events a
1
 
and a
2
+ are enabled. The occurrence of a
1
  leads the system to state x
4
, where a
2
+ is not enabled
anymore. An event non-commutativity exists whenever the order of firing of two simultaneously
enabled events, leads the system to different states. As already referred before, in figure 4.2, there is
a non-commutativity situation between events a
1
+ and a
2
+ in state x
1
.
Before giving formal definitions of concurrent conflicts let us make a review of previous incursions
on the same subject. In [79] a marking M of a Petri net is called a conflict marking if there exist two
events, a and b, enabled in M and one of them is not enabled in the marking reached after the firing of
the other, that is, b is not enabled in M
a
;M
a
! M
a
. Consider for instance the Petri net in figure 4.3.
In the initial marking, M
0
= fp
2
g, both transitions b and c are enabled. The firing of b makes
the system evolve to marking M
1
= fp
1
g, where c is not enabled. On the other hand, the firing of
c makes the system evolve to marking M
2
= fp
3
g, where b is not enabled. Thus, M
0
is a conflict
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Figure 4.3: A Petri net with a conflict marking.
marking. The definition of Petri net used in [79] corresponds to our definition of single event Petri
net. There is a one-to-one correspondence between transitions and events. If a transition becomes
disabled the same happens to the labeling event.
Also in [79] a state x of a state graph is called a conflict state in signal v, if v is excited in x and
there exists a state x0, immediately reachable from x, where v has the same value and is not excited,
i.e., there is a disabling of signal v when moving from x to x0. State x
3
of the state graph depicted in
figure 4.2 is a conflict state in signal a
2
. Signal a
2
is excited in that state but after the firing of a
1
 
state x
4
is reached and a
2
is not excited there.
In [25] no formal definition of conflict is given. However conflicts in Petri nets are associated with
places, instead of markings. A place p of an STG (Petri net) is called a conflict place if
1. there are n tokens in p; and
2. there are m transitions simultaneously enabled by p and m > n.
Thus, m   n transitions become disabled after the firing of the other n. Place p
2
of the Petri net in
figure 4.3 is a conflict place. In the initial marking both transitions b and c are enabled and p
2
is a
pre-condition for both. However, the single token in p
2
is not enough to fire both transitions.
Note that the indication “simultaneously enabled” is crucial in the definition above. Consider for
instance the Petri net in figure 4.4.a. Place p
2
is in the pre-set of both transitions e
1
and e
2
. But
no marking enables simultaneously both events. Thus, p
2
is not a conflict place according to the
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Figure 4.4: Two behavior equivalent Petri nets. The one on the left has a false conflict place.
definition. Actually, place p
2
is redundant, and the Petri net in figure 4.4.a is equivalent to the one in
figure 4.4.b.
In the previous definitions conflicts are associated with markings, states or places and not with transi-
tions or events. This is done in [49], where we can find a deep analysis on conflicts, based on Petri net
unfolding. Two transitions are in a direct conflict if there exists a reachable marking M , where both
transitions are enabled and the firing of one of them leads to a marking where the other is disabled.
Transitions b and c of the Petri net in figure 4.3 are in direct conflict, while transitions e
1
and e
2
of
the Petri net in figure 4.4 are not.
This definition is based on a disabling function between transitions, while we are more interested in
events (signal transitions) and thus on a disabling function between events. Consider for instance the
STG fragment depicted in figure 4.5.a. In it indices are used to distinguish different instances of the
same event. Thus a+ =1 and a+ =2 are different instances of the event a+. Transitions a+ =1 and
b+ =1 are in direct conflict, but events a+ and b+ are not. Because of that, in [49], a direct conflict
between two transitions is called fake if there is not a disabling function between the signal transitions
labeling the transitions.
The authors go deeper in the conflict analysis, showing that there can exist a disabling function be-
tween signal transitions where no direct conflict exists involving them. That’s because of the possible
existence of dummies events labeling the transitions. In the fragment of an STG depicted in fig-
ure 4.5.b, there is no direct conflict between a+ and b+, but these events disable each other.
This problem of non-locality in conflict detection makes it difficult to find out conflicts on STG
descriptions. In SG descriptions conflicts are a local problem because dummies do not appear there.
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a+ =1 b+ =1
b+ =2 a+ =2
a+ 
(b)(a)
b+ c+
Figure 4.5: (a) A direct conflict which does not produces an event disabling. (b) A direct conflict
involving a dummy event, which produces a disabling between events.
For that reason we have decided to address conflicts and conflict specifications at SG level, leaving
the STG level for a future opportunity.
There is a diversity of definitions for conflict, all related to the same phenomenon. We will introduce
our set of definitions that tries to merge all the previous diversity. The definitions will be given at
state level.
Definition 4.1 (non-persistence)
Let G = hS;E;; s
in
i be a transition system. Two events a; b 2 E are said to be in a non-persistence
relation in state s 2 S if and only if
hs; a; s
a
i; hs; b; s
b
i 2  ^ (hs
a
; b; s
ab
i 62  _ hs
b
; a; s
ba
i 62 )
If hs
a
; b; s
ab
i 62  ^ hs
b
; a; s
ba
i 62  the non-persistence is called symmetric; otherwise it is called
asymmetric.
If none of the disabling occurs a and b are persistent in state s. Which means states s
ab
and s
ba
exist.
But they can be different states. When such a case occurs a and b are said to be in a non-commutative
relation in state s. Formally:
Definition 4.2 (non-commutativity)
Two events a; b 2 E are said to be in a non-commutative relation in state s 2 S if and only if
hs; a; s
a
i; hs; b; s
b
i; hs
a
; b; s
ab
i; hs
b
; a; s
ba
i 2  ^ s
ab
6= s
ba
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Figure 4.6: Signal transitions e
1
and e
2
are: (a) purely concurrent (persistent and commutative); (b)
persistent but non-commutative; (c) asymmetrically non-persistent; (d) symmetrically non-persistent.
Conflict relations between signal transitions can now be defined in terms of non-persistence and non-
commutativity relations.
Definition 4.3 (concurrent conflict)
Two events a; b 2 E are said to be in a concurrent conflict relation at state s 2 S if and only if one of
the following conditions hold:
1. a and b are in a non-persistence relation at s.
2. a and b are in a non-commutative relation at s.
Events a and b are in concurrent conflict in transition system G if and only if there is a state s 2 S
where they are in a conflict relation.
When no conflict relation exist we say events a and b are purely concurrent, which correspond to a
commutative persistence relation. Figure 4.6 shows the four types of concurrent relations that can
exist between two events. In case (d) state s
3
can eventually not exist.
Our interest in conflicts has a primary concern: the implementation of a state graph specification
as a speed-independent circuit. In that sense, concurrent conflicts in state graphs must be detected
and conditions that invalidate the implementation as a speed-independent circuit must be identified.
A concurrent conflict in a state graph is called a speed-independent (SI) conflict if it invalidates the
implementation as a speed-independent circuit.
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The description of a circuit includes its behavior, as well as the behavior of the environment where
the circuit is immersed. Correctness of circuit behavior must be ensured from the point of view of
its interaction with the environment. As long as the environment behaves correctly the circuit should
react correctly. But there is a question that should be put: can the environment behave correctly? On
one hand, it can be assumed that is up to the designer, who has specified the circuit description, to
ensure correct behavior of the environment. In that sense, during circuit implementation it is assumed
the environment behaves correctly, no matter how that correctness is accomplished. On the other
hand, one can wonder about the possibility of any anomaly in the environment behavior. Eventually,
the environment is also a circuit and so considerations put in circuit synthesis should also be put to
the environment.
An analysis of concurrent conflicts in state graphs follows. In that analysis we examine the different
types of conflicts – symmetric and asymmetric non persistencies and non-commutativities – and the
different types of signals – input, output, and internal signals.
4.2 Non-Persistencies
4.2.1 Symmetric Non-Persistence
Let hS;E;; s
in
i be a state graph, where E = V [f+; g, being V the set of signals. Let a; b 2 E
be two signal transitions, associated with signals a and b, involved in a symmetric non-persistency
relation in some state s 2 S. Figure 4.7 shows a state graph with such a conflict, where x
1
, y+, and
z+ play the roles of respectively s, a, and b.
If a and b are both input signals, it is up to the environment where the circuit is immersed, to decide
whether to fire a or b; as long as the environment behaves correctly the circuit reacts correctly.
From the point of view of the environment a and b are outputs. It is reasonable to assume that the
environment can choose which output to fire. Thus, symmetric non-persistencies among input signals
are not SI conflicts.
If we assume y and z are input signals and x is an output signal, figure 4.7 represents a specification
with a symmetric non-persistence between two input signal transitions. In that case, figure 4.8.a
shows a possible circuit implementation. Looking only at this circuit, we can identify a situation with
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Figure 4.7: A state graph specification with a symmetric non-persistency relation between signal
transitions y+ and z+ in state x
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Figure 4.8: Implementations for the specification depicted in figure 4.7, assuming different types for
the x, y and z signals: (a) circuit implementation assuming y and z as inputs and x as output; (b) non-
speed independent circuit implementation assuming x as input and y and z as outputs; (c) non-speed
independent circuit implementation assuming x and y as inputs and z as output.
a possible malfunction: if y is at one, z at zero and x at zero and the environment decides to change,
almost simultaneously, y to zero and z to one, it could appear a spike at the output. But, according to
the specification, the environment never behaves like that. When in state x
3
, the one corresponding
to the situation described above, the environment fires y , waits until the circuit rises the output and
only then it can change z to one.
Consider now that a and b are output signals. When the circuit is in state s is up to it to decide which
event to fire, a or b. Since both events are in equal conditions to fire, and since in real circuits signal
transitions are not instantaneous, both a and b could start to fire at the same time. But only one can
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actually do it and so the other must move backwards. This “fight” between the two events is known
to result in some anomalous behavior, like meta-stability or oscillation.
Figure 4.8.b, shows a circuit suffering from this anomalous behavior: it is a non-speed independent
implementation of the specification in figure 4.7, assuming x as an input signal and y and z as output
signals. Consider the system at state x
0
, with the input and the outputs at 0. The outer inputs of
the NOR gates are at 1, while the inner inputs are at 0. If x changes from 0 to 1, the outer inputs
of the NOR gates change to 0. Then the outputs of the NOR gates are changing to 1, but at the
same time the inner inputs are changing to 1. For a CMOS implementation this may result in one of
two anomalous behaviors for the outputs: an oscillation between the two logical values, 0 and 1; an
unstable equilibrium in an intermediate value, the meta-stable state. Eventually, after an undetermined
time the system evolves to a stable state, with one of the outputs at 1 and the other at 0, i.e., to either
state x
2
or x
4
. The same conclusions are attained if instead of outputs we consider internal signals.
Thus, there is no pure digital implementation for such a behavior. But, is there a solution holding the
speed-independent assumption, eventually using non-digital devices? The mutual exclusion element
(mutex), presented in chapter 1 and depicted in figure 1.22, has the state graph description shown in
figure 4.9. If we short circuit the two inputs, we get a circuit with one input r and two outputs g
1
and
g
2
, whose state graph description is given by figure 4.9.b. This is exactly the behavior we want to
implement. So, we get a speed-independent implementation for our behavior.
A symmetric non-persistency between non-input signal transitions is a SI-conflict. But, eventually,
using special devices, like the mutex, we can get a speed-independent implementation for a behavior
with a symmetric non-persistency between non-input signal transitions.
Finally consider that one of the signals, say a, is an input signal and the other, b, is an output signal.
According to the behavior, if the circuit decides to fire the output transition, the environment should
not fire the input transition. Also according to the behavior, if the environment decides to fire the
input, the circuit should not fire the output. But the environment can only sense that the circuit is
firing the output when it starts doing it. Similarly, the circuit can only sense that the environment is
firing the input when it starts doing it. So, there is the real chance that both events start occurring at
the same time. Who should move backwards in such a case, the circuit or the environment? Maybe
both.
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Figure 4.9: (a) State graph for the mutual exclusion element (mutex). (b) State graph for a mutex
with the inputs short circuited.
Consider, as an example, the specification in figure 4.7, assuming x and y as inputs and z as an output.
A possible circuit implementation, assuming the environment behaves correctly, doesn’t matter how,
is depicted in figure 4.8.c. If the circuit is at state x
0
and x changes to 1, the unstable state x
1
is
reached, where the inputs of the AND gate are at 1 and the output at 0. Thus, the output starts
changing to 1. If by the same time the environment decides to fire y+, the lower input of the AND
gate changes to 0 and the changing in the output is stopped. If, eventually, the z output reaches the
logical value 1, the behavior is not observed.
There are different possible decisions for such a behavioral description. We can refuse the descrip-
tion, suggesting to the designer to make some modifications to it. For instance, in the description of
figure 4.7, a new state, backward connected to x
4
by y+ and forward connected to x
2
by z , can
be added, transforming the symmetric non-persistency between an input and an output into an asym-
metric non-persistency, where an input disables an output, and a symmetric non-persistency between
two inputs (see figure 4.10.a). Asymmetric non-persistencies are covered below. Alternatively, we
can try to fix the problem from the circuit point of view. For instance, we can consider that the signal
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Figure 4.10: Two different alternatives to overcome the symmetric non-persistency in figure 4.7, when
assuming x and y as inputs and z as output: (a) the original non-persistency is transformed into an
asymmetric non-persistency, where an input signal transition disables an output signal transition, and
a symmetric non-persistency between input signal transitions; (b) by stretching the input signal, the
original non-persistency is transformed into a symmetric non-persistency between non-input signal
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Figure 4.11: A state graph specification with an asymmetric non-persistency relation between signal
transitions y+ and z+ in state x
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, such that the occurrence of y+ disables z+.
issued by the environment is not the same perceived by the circuit, and decompose the input y into
two different signals. This would result in the state graph depicted in figure 4.10.b, where y is the
input and y0 an internal signal. In this way the conflict is converted into a symmetric non-persistency
between an output and an internal signal.
4.2.2 Asymmetric Non-Persistence
Let hS;E;; s
in
i be a state graph, where E = V [f+; g, V being the set of signals. Let a; b 2 E
be two signal transitions, associated with signals a and b, involved in an asymmetric non-persistency
relation in some state s 2 S, such that b is disabled by a. Figure 4.11 shows a state graph with such a
conflict, where x
1
, y+, and z+ play the roles of respectively s, a, and b. Similarly to what we have
done for symmetric non-persistencies, we will analyze the specification for different combinations of
the signals under conflict. Four cases are to be considered: a and b as input signals, a as input and b
as non-input, a as non-input and b as input, and a and b as non-inputs.
If a and b are both input signals, it is up to the environment to guarantee the correct occurrence of
the conflict events. If the environment chooses to fire b, it can also fire a; otherwise it should fire
only a. It is acceptable to assume that the environment can behave that way. Figure 4.12.a shows
a speed-independent circuit implementation, which follows the behavior in figure 4.11, assuming y
and z as input signals and x as an output signal.
Consider now that, in the state graph of figure 4.11, a and b are output signals. Both events, a and
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Figure 4.12: Implementations for the specification depicted in figure 4.11, assuming different types
for the x, y and z signals: (a) speed-independent circuit implementation assuming y and z as inputs
and x as output; (b) non-speed independent circuit implementation assuming x as input and y and z
as outputs; (c) speed-independent implementation under the same assumption; (d) non-speed inde-
pendent circuit implementation assuming x and y as inputs and z as output; (e) speed-independent
implementation under the same assumption.
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b, are in conditions to fire and one of them, a, will always do. However, in real circuits, because
events are not instantaneous, event b can start to fire and be forced to move backwards. This can
result in some anomalous behavior associated with signal b.
Figure 4.12.b shows a non-speed independent circuit implementation, which follows the behavior in
figure 4.11, assuming y and z as output signals and x as an input signal. Consider that the circuit is
at the stable state x
5
with the input and the outputs at 0. If the input changes to 1, the outer inputs
of the NOR gates change to 0. Then the outputs of the NOR gates enter an undefined situation until
one of them stabilises at 1 and the other stabilises at 0. As already mentioned before, for a CMOS
implementation, this undefined situation means oscillation or meta-stability.
There is no pure digital implementation for such a behavior. But there is a possible implementation
using the mutual exclusion element. Note that the circuit in figure 4.12.b, from x to z, is exactly the
same as in figure 4.8.b. Thus, output signal z can be implemented as a speed-independent circuit
using a mutex with the two inputs short circuited (see figure 4.12.c).
The next case corresponds to consider a as an output signal and b as an input signal. According to this
behavior, if the circuit decides to fire a, the environment should not fire b. For that, the environment
should sense the output of the circuit and should not fire b — an output from its point of view — if
a occurs. This can result in some anomalous behavior in the part of the environment that generates
signal b. However, from the circuit side there is no problem, the output is always issued. Thus, speed-
independence is possible from the circuit side. Eventually, a warning can be issued stating that there
can be problems from the environment side.
Synthesizing a circuit for the behavior in figure 4.11, assuming x and z as inputs and y as output, we
get an implementation consisting of a single wire connecting input x to output y.
Finally, let us consider a as an input and b as an output. This is the reverse of the previous case, thus,
there are no problems from the environment side, but it can exist anomalous behavior in the circuit
output. A change in signal b can eventually be forced to move backwards, because of the occurrence
of input signal transition a.
Figure 4.12.d shows a non-speed independent circuit implementation of the behavior depicted in
figure 4.11, assuming x and y as inputs and z as output. The analysis of this circuit must be seen
in the light of the behavior it implements. Thus, signal transition y+ occurs always after signal
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transition x+. If the occurrence of y+ is far from that of x+, the output of the upper NOR gate rises
and the z output remains at 0, even after the occurrence of y+. However, if the occurrence of y+ is
too close to the occurrence of x+, not allowing the circuit to settle in response to this last event, the
circuit can have an anomalous behavior at output z. Figure 4.12.e shows a possible speed-independent
implementation for the same specification.
4.2.3 Non-Persistencies, Conclusions
From the previous study on symmetric and asymmetric non-persistencies we can conclude the fol-
lowing about this type of concurrent conflicts:
1. Whenever an input signal transition is disabled by another input signal transition, there is no
speed constraint on the circuit side. It is up to the environment to guarantee the correct occur-
rence of the events and it is quite acceptable to assume the environment behaves correctly.
2. Whenever an input signal transition is disabled by an output signal transition, there is the pos-
sibility of wrong behavior in the input signal. The input signal is an output of the environment,
which eventually has to stop its change because of the change in the circuit output signal.
3. Whenever an output signal transition is disabled by any other signal transition, there is the
possibility of anomalous behavior on the output signal, which can assume the form of meta-
stability or oscillation. A speed-independent, pure digital circuit cannot be defined to imple-
ment this signal. However, a speed-independent solution, based on special, partially analog
devices, like the mutual exclusion element, can be feasible.
A symmetric or asymmetric non-persistency is an SI conflict if it contains a disabling of an output
signal transition by any other signal transition. If the non-persistency contains a disabling of an input
signal transition by an output signal transition, it is potentially an SI conflict on the environment side.
Thus, a warning must be reported to the designer.
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4.3 Managing Non-Persistencies
In the previous section we have analyzed non-persistency in state-graph specifications and we have
pointed out that partially analog devices can be used to obtain a speed-independent implementation of
a specification with speed-independent conflicts. Now, we will evolve in order to define a systematic
approach to obtain a speed-independent solution, at least for a class of specifications. The approach
is based on the theory of regions.
Let us start by introducing the notions of concurrency and mutual exclusivity between regions. Two
events are concurrent if there is a state where they are simultaneously enabled. Two regions are said
to be concurrent if their input interfaces are disjoint and concurrent, that is, every event from the
input interface of one of the regions is concurrent to every event from the input interface of the other
region. Two regions are said to be mutually exclusive if they have no common states.
Let G = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i and R
2
= hI
2
; O
2
i two regions, defined
by their interfaces.
Definition 4.4 (concurrent regions)
R
1
and R
2
are said to be concurrent if
1. I
1
\ I
2
= ;; and
2. 8
e
1
2I
1
;8
e
2
2I
2
: e
1
and e
2
are concurrent.
Definition 4.5 (mutual exclusive regions)
R
1
and R
2
are said to be mutual exclusive if R
1
\R
2
= ;.
In the last definition, R
1
and R
2
are used to represent the sets of states of the regions, instead of their
interfaces. This procedure will be sometimes taken in sequel as long as no confusion arises.
Let’s illustrate the notions of concurrency and mutual exclusivity between regions with an example.
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Figure 4.13: A state graph with 5 regions marked. Regions R
3
and R
4
are neither concurrent nor
mutual exclusive; regions R
3
and R
5
are mutual exclusive, but not concurrent; regions R
2
and R
3
are
concurrent, but not mutual exclusive; finally, regions R
1
and R
2
are concurrent and mutual exclusive.
Figure 4.13 shows a state graph, where 5 regions are signaled. They are
R
1
= hfb
1
+g; fa
1
 gi;
R
2
= hfb
2
+g; fa
2
 gi;
R
3
= hfb
1
+g; fb
1
 gi;
R
4
= hfb
1
+; b
2
+g; fa
1
 ; b
2
 gi;
R
5
= hfb
2
 g; fa
2
+gi
Regions R
3
and R
4
are neither concurrent, nor mutual exclusive: event b
1
+ is common to the input
interfaces of both regions and states x
5
and x
9
are common to the two regions. Regions R
3
and R
5
are mutual exclusive, but not concurrent: events b
1
+ and b
2
  are not concurrent. Regions R
2
and R
3
are concurrent, but not mutual exclusive: state x
9
is common to both regions. Finally, regions R
1
and
R
2
are concurrent and mutual exclusive.
LetG = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i and R
2
= hI
2
; O
2
i two regions, defined by
their interfaces. Let define a morphism m = h; i from G into a transition system G0 = hS0; E0;0i
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defined as follows:
S
0
= fS
0
; S
1
; S
2
; S
3
g
E
0
= fe
01
; e
02
; e
03
; e
10
; e
12
; e
13
; e
20
; e
21
; e
23
; e
30
; e
31
; e
32
g

0
= fhS
i
; e
ij
; S
j
iji; j 2 f0; 1; 2; 3g ^ i 6= jg
The initial state of G0 is left undefined, as it depends on the initial state of G. Transition system G0 is
depicted in figure 4.14 and represents a complete graph of order 4.
The mapping on states is the function  : S 7! S0, such that
S
0
= S  R
1
 R
2
; S
1
= R
1
 R
2
S
2
= R
2
 R
1
; S
3
= R
1
\R
2
In these definitions, R
1
and R
2
represent the sets of states of the regions. The mapping on events is
the function  : E 7! E0, such that
e
ij
= fe 2 I
1
[ I
2
[O
1
[O
2
j 9hs; e; s
0
i 2  : (s) = S
i
^ (s
0
) = S
j
g
Henceforth we will call this morphism the regions collapse of G by the pair of regions hR
1
; R
2
i.
Note that this morphism is not exactly the same as the projection of G by the set of events of the
regions interfaces, as defined in section 3.2, although they have the same information. On the regions
collapse side, some of the states as well as some of the transitions can be empty sets. On the projection
side, an ordered pair of states can be connected by a multi-arc, instead of a single arc. Removing, in
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the former, the empty states and the empty transitions and merging, in the latter, the multi-arcs to a
single arc, with a label equal to the sets of labels of the multi-arcs, the two representations become
isomorphic.
Theorem 4.6 (concurrent regions)
If regions R
1
and R
2
are concurrent, then I
1
\O
2
and I
2
\O
1
are empty sets.
Proof
The proof is done by contradiction. Assume on the contrary that I
1
\ O
2
is not the empty
set. Then, there is an event e
1
2 I
1
\ O
2
and every state where e
1
is enabled belongs both to
R
2
and to S   R
1
. By condition 2 of definition 4.4, for every event e
2
2 I
2
, there is a state
s 2 S, where e
1
and e
2
are simultaneously enabled. Such a state s belongs to both S  R
1
and
S   R
2
. But we already know that every state where e
1
is enabled belongs to R
2
, which leads
to a contradiction. So, I
1
\ O
2
is the empty set. Similarly, we can prove I
2
\ O
1
is also the
empty set.
Let us give some examples of regions collapses. Let G be the state graph in figure 4.13. The regions
collapses of G by the pairs of regions hR
3
; R
4
i, hR
3
; R
5
i, hR
2
; R
3
i and hR
1
; R
2
i are depicted in
figure 4.15. Empty sets of events have been omitted in the picture. Cases (b) and (d) have S
3
= ;,
because the collapse is determined by mutual exclusive regions. Cases (c) and (d) have concurrent
regions. As a consequence events e
03
, e
12
and e
21
are the empty set. By condition 1 of definition 4.4,
I
1
\ I
2
= ;. Then, there is no transition hs; e; s0i 2 , such that s 2 S  R
1
 R
2
and s0 2 R
1
\R
2
and hence e
03
is the empty set. By theorem 4.6 I
1
\O
2
= ;. Then, there is no transition hs; e; s0i 2 ,
such that s 2 R
2
  R
1
and s0 2 R
1
  R
2
and hence e
12
is the empty set. Similarly, e
21
also is the
empty set. However, the reverse is not true: case (b) have empty e
03
, e
12
and e
21
events, but regions
R
3
and R
5
are not concurrent.
The definition of concurrency between regions does not determine event e
30
to be the empty set.
That’s because O
1
\ O
2
can be different from the empty set. In the state graph of figure 4.16.a,
regions R
1
and R
2
are concurrent, but O
1
\ O
2
= fc+g. As a consequence, the regions collapse of
the state graph by regions R
1
and R
2
has a non-empty e
30
event. Actually, e
30
= O
1
\O
2
.
Theorem 4.7 (concurrent and mutual exclusive regions)
If regions R
1
and R
2
are concurrent and mutual exclusive, then events e
01
, e
10
, e
02
, e
20
, and only
them, are non-empty sets.
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Proof
By theorem 4.6, sets of events e
03
, e
12
and e
21
are empty sets. By definition 4.5, set S
3
=
R
1
\R
2
= ;. Then, sets of events e
03
, e
30
, e
13
, e
31
, e
23
and e
32
are empty sets. Thus, only e
01
,
e
10
, e
02
, e
20
can eventually be non-empty sets. It is lacking to prove that they are necessarily
non-empty sets. But, this is straightforward, since I
1
, I
2
, O
1
and O
2
are non-empty sets.
4.3.1 Mutex Insertion
The existence of a pair of concurrent and mutual exclusive regions on a state graph, determines the
existence of a symmetric non-persistence between the events of the input interfaces. We know, from
section 4.2, that if these events are transitions on output signals, some anomalous behavior can occur
in a pure digital implementation of the state graph specification. We can understand this potential
anomaly as a consequence of the impossibility to implement a fair mutual exclusion between the two
concurrent regions. Thus, we delegate arbitration for the mutual exclusion to an external entity.
Let us have an arbitration device capable of realizing a fair mutual exclusion. As mentioned in
chapter 1, the two-channel mutual-exclusion element (mutex) is an example of such a device. A cycle
in channel i is a sequence of 4 events: a request (r
i
+) to the mutex, a grant (g
i
+) from the mutex,
a release (r
i
 ) to the mutex and a completion (g
i
 ) from the mutex. The behavior of the mutex
guarantees that only one grant is given at a time. A grant to a pending request is only given when the
active cycle has completed.
We can modify our state graph in order to put the mutex controlling the access to the concurrent,
mutual exclusive regions. Each region will be controlled by a different channel of the mutex. The
control of each region R
i
= hI
i
; O
i
i is done as follows. The request r
i
+ is issued when the system
is ready to enter the region. We will associate this with the minimum region having I
i
as the output
interface. The input interface events are delayed until the grant event g
i
+ is received from the mutex.
On the other side, the grant event should only appear after the request event has occurred.
Once the system has entered one of the exclusive regions, it remains inside it until the region is left.
No special care must be taken in the insertions of the release and completion events of the external
arbiter, as long as they are not done after the end of the region. A region having I
i
as the input
interface is a good candidate as a basis for the insertions. A region having O
i
as the input interface
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also is a good candidate. Let 
i
be a set of events that transversely cut region hI
i
; O
i
i, that is, 
i
is
such that hI
i
; 
i
i and h
i
; O
i
i are regions. A region having 
i
as the input interface also is a good
candidate as a basis for the insertions of the release and completion events. Thus, we can choose
a good (ideally the best) region to base the insertions on, in order to achieve some results, like, for
instance, minimize circuitry.
Let G = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i and R
2
= hI
2
; O
2
i two regions, defined
by their interfaces, such that, R
1
and R
2
are concurrent and mutually exclusive. Let M be a mutex
and r
1
, r
2
, g
1
and g
2
be respectively its two input and two output lines. The insertion of channel i of
mutex M to control access to regions R
i
is determined by the following procedure:
Procedure 4.8 (insertion of a mutex channel)
1. Let h
i
; I
i
i be the minimum region having I
i
as the output interface. Insert r
i
+ in G such that
it appears after the 
i
but before the I
i
events.
2. Insert g
i
+ in G such that it appears after the r
i
+ event but before the I
i
events.
3. Let h
i
; 
i
i be the region used to insert the release and completion events. Insert r
i
  such that
it appears after the 
i
events but before the 
i
events.
4. Finally, insert g
i
  such that it appears after the r
i
  event but before the 
i
events.1
Let us illustrate this approach with the specification given by the state graph depicted in figure 4.13
and repeated in figure 4.17. There is a symmetric non-persistency relation between events b
1
+ and
b
2
+ in state x
4
. Regions R
1
= hfb
1
+g; fa
1
 gi and R
2
= hfb
2
+g; fb
2
 gi are concurrent, mutual
exclusive and their input interfaces coincide with the non-persistency events. Let now modify this
state graph in order to control the access to regions R
1
and R
2
by means of a two-channel mutex.
Region R
1
will be controlled by channel 1 of the mutex and region R
2
by channel 2. Let r
1
and r
2
be the inputs of the mutex, and g
1
and g
2
the outputs.
Let us start with region R
2
. The minimal pre-region for event b
2
+ has as input interface 
2
= fa
2
+g.
The insertion of the release and completion events will be done based on region entered by a
2
  and
exited by b
2
 . Thus, 
2
= fa
2
 g and 
2
= fb
2
 g. Now, let’s go to region R
1
. The minimal
pre-region for event b
1
+ has as input interface 
1
= fa
1
+g. For the insertion of the release and
1For a detailed explanation of the transformation see chapter 5.
116 CHAPTER 4. CONFLICTS
a
1
+
a
1
+
a
1
+
a
1
+
b
1
+
a
1
 
a
2
+
a
2
+
a
2
 a
2
 
b
2
 b
2
 
x
1
x
2
x
3
x
4
x
5
x
6
x
7
x
9
x
8
x
10
x
11
b
1
 
b
2
+
b
2
+
b
1
 
b
2
+
R
2
R
1
Figure 4.17: A state graph with a symmetric non-persistency between events b
1
+ and b
2
+. Re-
gions R
1
and R
2
are concurrent, mutual exclusive and their input interfaces coincide with the non-
persistency events. They can be used to control the non-persistency by means of a two-channel mutex.
completion events we choose region h
1
; 
1
i = hfa
1
 g; fb
1
 gi. The insertions result in the state
graph depicted in figure 4.18. In this transformed state graph, the non-persistency between events
b
1
+ and b
2
+ remains. This is expected because the transformations are persistency preserving.
However, we should remember that the g
1
and g
2
signals come from the mutex, which guarantee they
are never at 1 at the same time. Thus, all states corresponding to g
1
and g
2
at 1 can be removed from
the state graph. The complete transformation of a state graph in order to insert a mutex for controlling
access to a pair of concurrent and mutual exclusive regions is thus given by the following procedure:
Procedure 4.9 (mutex insertion)
1. Insert channel 1 of the mutex as determined by procedure 4.8.
2. Insert channel 2 of the mutex as determined by procedure 4.8.
3. Remove unreachable states, due to mutex behavior.
For the example under study (figure 4.18), the states that can be removed are those encircled by
the dashed line in the figure. After the removal the original non-persistency between output signal
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Figure 4.18: Transformed state graph obtained from the one in figure 4.17 after insertion of a mutex
to control access to the concurrent and mutual exclusive regions. In order to highlight evolution from
the original state graph, sets of states corresponding to the same original state are correlated by their
names and by a common shadow background. States encircled by the dashed line can be removed,
since, because of the mutex behavior, they are unreachable.
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transitions b
1
+ and b
2
+ is transformed into a non-persistency between g
1
+ and g
2
+, two input
signal transitions. Thus, the transformed specification can be synthesized as a speed-independent
pure digital circuit. Applying the transformed state graph, with the unreachable states removed, to
petrify produces the following equations to the output signals: r
1
= a
1
, r
2
= a
2
, b
1
= g
1
:a
2
and
b
2
= g
2
. Hence, the total circuit is composed of a mutex plus an AND-gate.
Sometimes the excitation regions of the input interface events of the two concurrent, mutual exclusive
regions are the same, that is, conditions for entering both regions are the same. In such cases, instead
of the previous arbitration device, we use one with only one input, but two output lines. In response
to a request in the unique input line, the arbiter must non-deterministically return a grant in one and
only one of the output lines. A mutex with the two input lines short circuited is an example of such
a device. (Refer back to figure 4.9.b to the state graph description of a mutex with the inputs short-
circuited.) This device has only one request event, only one release event, but two grant and two
completion events.
In this situation the insertion of the mutex to control access to the concurrent and mutual exclusive
regions is done as follows. The request r+ is issued when the system is ready to enter both regions.
We will associate this with the minimum region having I
1
[I
2
as the input interface. The grant events
cannot be inserted based on I
1
[ I
2
, because each grant event must only delay events of the input
interface of the region, whose access it is controlling. We will base insertions of the grant event g
i
+ on
the minimum pre-region of events I
i
. Using different mechanisms for the insertions of the request and
grant events will eventually result in some grant events occurring before the corresponding request
events. This is not a problem because, due to the mutex behavior, they will be taken off of the
specification.
Since the request event r+ is inserted based on both regions, the same must be done for the insertion
of the release event r . Similarly to what has been explained for the insertion of a two input, two
output mutex, any region whose input interface transversely cut region hI
1
[ I
2
; O
1
[ O
2
i is a good
candidate.2 Being the complement of the grant event g
i
+, the completion event g
i
  is specific for
each region R
i
. Let 
1
[ 
2
be the input interface of the region used to insert the common release
event, with 
1
associated to R
1
and 
2
to R
2
. A region having 
i
as the input interface is a good
candidate as a basis for the insertion of the completion event g
1
 .
2Regions hI
1
; O
1
i and hI
2
; O
2
i are mutually exclusive. Thus, hI
1
[ I
2
; O
1
[ O
2
i is a region.
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Figure 4.19: A state graph with a symmetric non-persistency between events y+ and z+. Regions R
1
and R
2
are concurrent, mutual exclusive and the excitation regions for their input interfaces coincide.
The control of access to these regions can be done with a mutex with the inputs short circuited.
Let G = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i and R
2
= hI
2
; O
2
i two regions, defined
by their interfaces, such that, R
1
and R
2
are concurrent, mutual exclusive and the excitation regions
for I
1
and I
2
are the same. In the state graph in figure 4.19, the two encircled regions are in these
conditions. Let M be a mutex with the two inputs short circuited and let r, g
1
and g
2
be respectively
its input and two output lines. The insertion of M in G to control access to regions R
1
and R
2
is
determined by the following procedure:
Procedure 4.10 (mutex insertion)
1. Let h0; I
1
[ I
2
i be the minimum region having I
1
[ I
2
as the output interface. Insert r+ in G,
such that, it appears after the 0 events but before the I
1
[ I
2
events.
2. Let h
i
; I
i
i, for i = 1; 2, be the minimum region having I
i
as the output interface. Insert g
i
+
in G such that it appears after the 
i
but before the I
i
events.
3. Let h
1
[ 
2
; 
0
i be the region chosen to base insertion of the release event on. Insert r  in G,
such that, it appears after the 
1
[ 
2
events but before the 0 events.
4. Let h
i
; 
i
i, for i = 1; 2, be the regions chosen to insert the completion events. Insert g
i
  in G
such that it appears after the 
i
but before the 
i
events.
5. Remove unreachable states, due to mutex behavior.
Let us now modify the state graph depicted in figure 4.19 in order to control access to regions R
1
and R
2
using a mutex M with the inputs short-circuited. Let r be the common input and g
1
and
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Figure 4.20: State graph obtained after transforming the state graph in figure 4.19, in order to con-
trol the access to regions R
1
and R
2
by means of a mutex with the inputs short circuited. Sets of
states corresponding to the same original state are signaled by their names and by a common shadow
background.
g
2
the two outputs. Event r+ is inserted based on region hfx+g; fy+; z+gi; event g
1
+ is inserted
based on region hfy g; fy+gi; event g
2
+ is inserted based on region hfz g; fz+gi; event r  is
inserted based on region hfx g; fy ; z gi; event g
1
  is inserted based on region hfy+g; fy gi;
and event g
2
  is inserted based on region hfz+g; fz gi. Finally, the overall behavior is conditioned
by the behavior of the mutex. The overall result is the state graph depicted in figure 4.20. The
original state graph, with a symmetric non-persistency between two output signal transitions, which
represents a SI conflict, was transformed into a state graph with a symmetric non-persistency between
two input signal transitions, which are the outputs of the mutex. There is no SI conflict in the latter
specification and so an implementation can be generated using a speed-independent synthesis tool.
This specification can be synthesized to
r = x
y = g1
z = g2;
plus the mutex, which corresponds to the implementation we have proposed in section 4.2.1.
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Figure 4.21: A state graph with an asymmetric non-persistency between signal transitions b
1
+ and
b
2
+, b
2
+ being disabled by b
1
+. Regions R
1
and R
2
are the minimal regions having respectively b
1
+
and b
2
+ as the input interface. Regions R
1
and R
2
are concurrent, but they are not mutual exclusive:
state x
12
belongs to both regions.
4.3.2 Empty Regions
The previous examples point out a possible solution to manage a class of SI conflicts, those assuming
the form of non-persistencies. Given the non-persistency, we identify two concurrent, mutually exclu-
sive regions having the non-persistent events as the input interfaces. Then, controlling access to these
regions by means of a mutex, we transfer the SI conflict to inside the mutex, getting a specification
free from the SI conflict.
However, it is not always possible to find out two concurrent, mutual exclusive regions covering the
conflict. Consider, for instance, the state graph depicted in figure 4.21, where a
1
and a
2
are input
signals and b
1
, c
1
and b
2
are output signals. There is an asymmetric non-persistency between signal
transitions b
1
+ and b
2
+, with b
2
+ being disabled by b
1
+. The minimal concurrent regions having
b
1
+ and b
2
+ as input interfaces are R
1
= hfb
1
+g; fc
1
+gi and R
2
= hfb
2
+g; fa
2
 gi and are
signaled in the figure. They are not mutual exclusive. Controlling access to these regions using a
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mutex would result in state x
12
becoming unreachable.
A solution can eventually be found extending the notion of region. Region has been defined as a set of
states with a fixed entry/exit relation. There is a set of events that enter the region and a set of events
that exit it. There is no event common to the two sets: if an event enters the region it cannot leave
it. Let us extend the definition of region such that we include a special one, empty of states, which is
entered and exited by the same set of events. Such an empty region is only definable by its interface,
since it does not contains any internal states. For instance, in the state graph of figure 4.21, we can
define the empty region entered and exited by event b
2
+, denoting it by R
3
= hfb
2
+g; fb
2
+gi.
According to definition 4.4, regions R
1
, defined above, and R
3
are concurrent. But are they mutual
exclusive? The notion of mutual exclusion between regions must be seen with some care. For non-
empty regions we have relied on the regions intersection. If there is no common state, the regions
are mutually exclusive. But this can not be applied with empty regions: the intersection in terms of
states is always the empty set. Consider empty region R
4
= hfb
1
+g; fb
1
+gi and its intersection
with region R
2
, defined above, which is concurrent to R
4
. There is no common state, but transition
hx
11
; b
1
+; x
12
i is internal to region R
2
. Thus, they are not mutual exclusive.
The definition of mutual exclusion between regions (definition 4.5) can be extended in order to cover
empty regions.
Definition 4.11 (mutual exclusive regions)
Let G be a state graph, R a non-empty region and R0 another (eventually empty) region. R and R0
are said to be mutual exclusive if no transition from R0 is internal to R.
We do not consider mutual exclusion between empty regions. If R and R0 are non-empty regions
and R \ R0 6= ;, then there is a transition from R0 internal to R. Thus, definition 4.11 is indeed an
extension of definition 4.5.
Regions R
3
and R
1
are mutual exclusive, and thus, they can eventually be used to control the non-
persistency. Also regions R
3
and R
5
= hfb
1
+g; fa
1
 gi are mutual exclusive, as well as regions
R
3
and R
6
= hfb
1
+g; fb
1
 gi. However, regions R
3
and R
7
= hfb
1
+g; fc
1
 gi are not mutual
exclusive, since transition hx
9
; b
2
+; x
13
i is internal to R
7
.
We will use regions R
3
and R
6
to control the non-persistency. Since the excitation regions of the
two input interfaces do not coincide, we apply procedures 4.8 and 4.9. For the insertion of channel
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Figure 4.22: State graph obtained after transforming the state graph depicted in figure 4.21 in or-
der to insert a mutex to control the non-persistency between output signal transitions b
1
+ and b
2
+.
The two concurrent and mutual exclusive regions used as the basis for the mutex insertion were
R
6
= hfb
1
+g; fb
1
 gi and R
3
= hfb
2
+g; fb
2
+gi, the latter being an empty region. Sets of states
corresponding to the same original state are signaled by their names and by a common shadow back-
ground.
1 we use 
1
= fa
1
+g, 
1
= fa
1
 g and 
1
= fb
1
 g. For the insertion of channel 2 we use 
2
=
fa
2
+g, 
2
= fb
2
+g and 
2
= fa
2
 g. After applying procedure 4.9 the state graph in figure 4.21
is transformed into the state graph in figure 4.22. The asymmetric non-persistency between output
signal transitions is transformed into a symmetric non-persistency between input signal transitions.
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4.3.3 General Exclusion
So far the control of non-persistency SI conflicts rely on the acquisition of pairs of concurrent and
mutual exclusive regions. Eventually, one of the regions can be an empty region. However, some-
times such a pair of concurrent and mutual exclusive regions cannot be found. Consider the circuit
description given by the Petri net (STG) depicted in figure 4.23.a. Its partial reachability graph, in-
cluding the interesting parts, is depicted in figure 4.23.b. In the initial marking, transitions b
1
+, b
2
+
and b
3
+ are enabled, but there are only 2 tokens in place p. Thus, once one of these transitions fire,
we have a symmetric non-persistency between the other two. In the (partial) state graph description
we can see:
1. a symmetric non-persistency between events b
1
+ and b
2
+ in state 001.
2. a symmetric non-persistency between events b
1
+ and b
3
+ in state 010.
3. a symmetric non-persistency between events b
2
+ and b
3
+ in state 100.3
Assume that we want to control these non-persistencies using two input, two output mutexes. Con-
sider, for instance, that we want to control the non-persistency between b
1
+ and b
2
+. The minimum
regions having fb
1
+g and fb
2
+g as the input interfaces are respectively R
1
= hfb
1
+g; fa
1
 gi
and R
2
= hfb
2
+g; fa
2
 gi. These two regions are concurrent but not mutual exclusive. Even if
we consider empty regions, no mutual exclusive pair of regions can be found. Indeed, transition
h100; b
2
+; 110i is internal to region R
1
and transition h010; b
1
+; 110i is internal to region R
2
. Thus,
we cannot control the non-persistency between b
1
+ and b
2
+ using a two output mutex.
If we have chosen any one of the others two non-persistencies, the results will be quite similar.
That’s because the three non-persistencies are not independent each one from the others. The three
non-persistencies are actually caused by an exclusion relation among regions, more general than the
mutual exclusion we have considered so far. Looking at the Petri net depicted in figure 4.23.a, it
is quite easy to accept that R
1
= hfb
1
+; b
1
 gi, R
2
= hfb
2
+; b
2
 gi and R
3
= hfb
3
+; a
3
+gi are
regions. These three regions are concurrent two by two. These three regions also dispute the two
tokens in place p. The system can be simultaneously inside any two of these three regions, but not
3Actually, if we have drawn all the reachability graph, we could see that the number of states for each non-persistency
was greater.
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Figure 4.23: A circuit specification with symmetric non-persistency relations involving three signal
transitions, namely b
1
+, b
2
+ and b
3
+: (a) Petri net (STG) description; (b) partial state graph de-
scription, including states where the non-persistencies manifest themselves, like states 001, 010 and
100.
inside the three at the same time. Thus, the intersection of the three regions is the empty set. These
three regions are in, what we call, an exclusion relation of 2 out of 3.
Let G be a state graph and R
1
, R
2
and R
3
three regions in G.
Definition 4.12 (concurrency)
R
1
, R
2
and R
3
are said to be concurrent if they are concurrent two by two. In general, n different
regions are said to be concurrent if they are concurrent two by two.
Definition 4.13 (exclusion 2 out of 3)
R
1
, R
2
and R
3
are said to be in an exclusion relation 2 out of 3 if the following two conditions hold:
1. 8
i;j2f1;2;3g
: i 6= j ) R
i
\R
j
6= ;
2. R
1
\R
2
\R
3
= ;
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Let G = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i, R
2
= hI
2
; O
2
i and R
4
= hI
4
; O
4
i three
regions, defined by their interfaces.4 Let define a morphism m = h; i from G into a transition
system G0 = hS0; E0;0i defined as follows:
S
0
= fS
0
; S
1
; S
2
; S
3
; S
4
; S
5
; S
6
; S
7
g
E
0
= fe
ij
j i; j 2 f0; 1;    ; 7g ^ i 6= jg

0
= fhS
i
; e
ij
; S
j
i j i; j 2 f0; 1;    ; 7g ^ i 6= jg
The initial state of G0 is left undefined, as it depends on the initial state of G. The mapping on states
is the function  : S 7! S0, such that
S
0
= S  R
1
 R
2
 R
4
S
1
= R
1
 R
2
 R
4
S
2
= R
2
 R
1
 R
4
S
4
= R
4
 R
1
 R
2
S
3
= (R
1
\R
2
) R
4
S
5
= (R
1
\R
4
) R
2
S
6
= (R
2
\R
4
) R
1
S
7
= R
1
\R
2
\R
4
In these definitions, R
1
, R
2
and R
4
represent the sets of states of the regions. The mapping on events
is the function  : E 7! E0, such that
e
ij
= fe 2 I
1
[ I
2
[ I
4
[O
1
[O
2
[O
4
j 9hs; e; s
0
i 2  : (s) = S
i
^ (s
0
) = S
j
g
This morphism will be called the regions collapse of G by the triple of regions hR
1
; R
2
; R
3
i.
Theorem 4.14 (exclusion 2 out of 3)
If regions R
1
, R
2
and R
4
are concurrent and are in an exclusion relation of 2 out of 3, then all events
other than e
01
, e
02
, e
04
, e
10
, e
13
, e
15
, e
20
, e
23
, e
26
, e
30
, e
31
, e
32
, e
40
, e
45
, e
46
, e
50
, e
51
, e
54
, e
60
, e
62
and e
64
are empty sets.
Proof
By the definition of concurrency between regions (definition 4.4), I
1
\ I
2
= I
1
\ I
4
= I
2
\
I
4
= ;. Thus, e
03
, e
05
and e
06
are the empty sets. By the definition of exclusion 2 out of 3
(definition 4.13), R
1
\R
2
\R
4
= ;. Thus, e
i7
and e
7i
, for i = 0; 1;    ; 6, are the empty sets.
Finally, by theorem 4.6, I
i
\ O
j
, for i 6= j, is the empty set. Thus, e
12
, e
21
, e
14
, e
41
, e
24
, e
42
,
e
56
, e
65
, e
36
, e
63
, e
35
, e
53
, e
16
, e
61
, e
25
, e
52
, e
43
and e
34
also are empty sets, which concludes
the proof.
4The third region is called R
4
and not R
3
because it makes easier the indices used below. The indices 1, 2 and 4 stand
for the binary combinations 001, 010 and 100 respectively.
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Figure 4.24: General form of the regions collapse of a state graph by a triple of regions, when they
are concurrent and are in an exclusion relation of 2 out of 3.
If regions R
1
, R
2
and R
4
are concurrent and are in an exclusion relation of 2 out of 3, the regions
collapse of G by the triple hR
1
; R
2
; R
4
i, takes the general form represented in figure 4.24.
Let us have an arbitration device with 3 input and 3 output lines. It accepts requests on the input lines
and delivers grants on the output lines. Its behavior is such that at most 2 grants are given at a time.
If one or two requests are issued, they are automatically granted. But a third request must wait until
a release/completion, before it is granted by the arbiter. This device realizes an exclusion of 2 out of
3. Let’s call this arbiter a genex 3x2. The behavior of a genex 3x2 can be described by the Petri net
depicted in figure 4.25.a and by the corresponding reachability (state) graph depicted in figure 4.25.b.
For the purpose of this chapter we are not interested on how to build a genex 3x2. It is assumed as a
black box, with 3 inputs and 3 outputs, whose behavior is the one previously defined. We will return
to this device in another chapter.
The control of access to 3 concurrent regions, which are in an exclusion relation of 2 out of 3, can be
done by means of a genex 3x2. We would expect that the insertion of each channel of a genex could
be done the same way we have inserted channels of a mutex, that is, using procedure 4.8. However,
this is not true. Let’s explain why with the help of figure 4.26. In part (a) we are representing 3
regions of the same system, which we assume are concurrent and in an exclusion relation of 2 out
of 3. For instance, we can associate these regions with regions R
1
= hb
1
+; b
1
 i, R
2
= hb
2
+; b
2
 i
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Figure 4.25: Behavior of a genex 3x2: (a) Petri net description; (b) State graph description.
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Figure 4.26: Representation of three concurrent regions of a given state graph, which are in an 2 out
of 3 exclusion relation, and 2 different approaches to insert a genex 3x2 to control access to these
regions. (a) original regions in an exclusion relation of 2 out of 3. (b) incorrect insertion of the
genex 3x2: in this case the system can evolve to a state, for instance, simultaneously inside regions
hfg
1
g; O
1
i, hfg
2
+g; I
2
i and hfg
3
+g; I
3
i, where the original non-persistencies persist. (c) correct
insertion of the genex 3x2.
and R
3
= hb
3
+; a
3
+i of the system depicted in figure 4.23. These regions are not completelly
visible in the partial state graph (figure 4.23.b), but the information can be extracted from the Petri
net description (figure 4.23.a), considering the transitions that interact with place p. Consider that
we control access to these regions using a genex 3x2, inserting the release-completion events before
the end of the regions, as is illustrated in figure 4.26.b. Assume now that the system evolves to a
state, which is inside region R
1
, after the occurrence of event g
1
 , and inside the excitation regions
of events g
2
+ and g
3
+. Both events, g
2
+ and g
3
+ can occur, since it is allowed by the genex. Thus,
the system can evolve to a state inside the excitation regions of events I
2
and I
3
. But the system
is still inside region R
1
, so, in this last state, there is a non-persistency not removed by the genex.
The release-completion events of the genex channels must be inserted at the end of the regions to be
controlled. This is illustrated by figure 4.26.c.
Let G = hS;E;; s
in
i be a state graph and R
1
= hI
1
; O
1
i, R
2
= hI
2
; O
2
i and R
3
= hI
3
; O
3
i
three regions, defined by their interfaces, which are concurrent and in an exclusion relation of 2 out
of 3. Let M be a genex 3x2, being r
i
and g
i
, for i 2 f1; 2; 3g, its input and output signals. The
transformation of G in order to insert the genex 3x2 to control access to regions R
1
, R
2
and R
3
is
done as follows. Each region is controlled by a different channel of the genex. Let channel i control
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access to region R
i
. The request event, r
i
+, is inserted based on the minimum region having I
i
as the output interface. Let h
i
; I
i
i be such region. Then, the grant event, g
i
+, is inserted based
on region hr
i
+; I
i
i. The release event, r
i
 , is inserted based on the minimum region having O
i
as
the input interface. Let 
i
be the output interface of such region. Then, the completion event, g
i
 ,
is inserted based on region hr
i
 ; 
i
i. Eventually, 
i
= O
i
and the four inserted events appear in
sequence, creating a CSC conflict. In such cases, an extra signal is inserted to overcome this conflict.
After inserting all channels, we must remove all states that are unreachable because of the exclusion
behavior of the genex. Let’s now formalize this procedure.
Procedure 4.15 (genex channel insertion)
1. Determine h
i
; I
i
i as the minimum regions having I
i
as the output interface. Insert r
i
+ in G
such that it appears after the 
i
but before the I
i
events.
2. Insert g
i
+ in G such that it appears after the r
i
+ event but before the I
i
events.
3. Determine hO
i
; 
i
i as the minimum regions having O
i
as the input interface. Insert r
i
  in G
such that it appears after the O
i
but before the 
i
events.
4. Insert g
i
  such that it appears after the r
i
  event but before the 
i
events.
5. If 
i
= O
i
insert an extra signal to remove the CSC conflict caused by the channel insertion.5
Procedure 4.16 (genex insertion)
1. For i = 1; 2; 3, insert channel i of the genex as determined by procedure 4.15.
2. Remove unreachable states, due to genex behavior.
Let’s illustrate the use of a genex 3x2, controlling the non-persistencies in the example given by
figure 4.23. The regions to be controlled are R
1
= hfb
1
+; b
1
 gi, R
2
= hfb
2
+; b
2
 gi and R
3
=
hfb
3
+; a
3
+gi. As required by procedure 4.15, the values of 
i
, and 
i
, for i = 1; 2; 3, used to insert
each channel are the following:

1
= fa
1
+g; 
1
= fa
1
+g

2
= fa
2
+g; 
2
= fa
2
+g

3
= fa
3
+g; 
3
= fr
3
+g
5For a detailed explanation of the transformation see chapter 5.
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Figure 4.27: Transformed STG obtained from the one in figure 4.23 after insertion of a genex 3x2 to
control access regions R
1
= hfb
1
+; b
1
 gi, R
2
= hfb
2
+; b
2
 gi. The corresponding state graph has
465 states, and so it is too big to make its graphical representation understandable.
Note that 
3
= O
3
, and so the minimum region having O
3
as the input interface appears to have r
3
+,
the request event, as the output interface. It is because of that that the CSC conflict appears. A signal,
called csc, has been inserted to overcome the CSC conflict. Event csc+ was inserted based on region
hfg
3
g ; fr
3
+gi and event csc  was inserted based on region hO
3
; fa
3
 gi, the minimum region
having O
3
as the input interface. The transformed state graph have 465 states, too many to make its
graphical representation understandable. Instead, an equivalent STG is depicted in figure 4.27.
The notion of exclusion of 2 out of 3 can be further generalized for the notion of exclusion of k out
of n, with k < n: n concurrent regions are said to be in an exclusion relation of k out of n if every
intersection of k different regions are different from the empty set, but any intersection of k + 1
different regions is the empty set. Formally,
Definition 4.17 (exclusion of k out of n)
Let G be a state graph and let R
1
; R
2
;    ; R
n
be n concurrent regions in G. Let N
n
= f1; 2;    ; ng
be the set of natural numbers lower or equal n. Let N(k)
n
 }(N
n
) be the subset of the elements of
the powerset of N
n
with cardinality k. Regions R
1
; R
2
;    ; R
n
are said to be in an exclusion relation
of k out of n if the following two conditions hold:
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1. 8
I2N
(k)
n
:
 
\
i2I
R
i
!
6= ;
2. 8
I2N
(k+1)
n
:
 
\
i2I
R
i
!
= ;
Definition 4.17 reduces to definition 4.13 if n = 3 and k = 2. It reduces to definition 4.5 if n = 2
and k = 1.
Also the notion of genex can be generalized to the notion of genex n  k, for k < n. It is a device
with n inputs and n outputs. It accepts requests on the input lines and its behavior is such that at most
k grants are given at a time. The first k requests are automatically granted. The next must wait until
a release-completion before it is granted by the device. This device can be used to control access to
n concurrent regions, which are in an k out of n exclusive relation. The genex 2x1 corresponds to a
2-channel mutex.
4.4 Non-commutativities
Let G = hS;E;; s
in
i be a state graph, where E = V [ f+; g, V being the set of signals. Let
a; b 2 E be two signal transitions, associated with signals a and b, involved in a non-commutative
relation in some state s 2 S. Let s
ab
and s
ba
, with s
ab
6= s
ba
be the states reached from state s after
the firing of traces ha; bi and hb; ai respectively. If the output events enabled in s
ab
and s
ba
are
the same, the system (circuit) changes its outputs in exactly the same way in both states, and so from
the synthesis point of view it is acceptable to implement them by the same state, that is, both states
can be merged. Any differences in terms of enabled input events can also be correctly managed by the
circuit, if the states are merged. Depending on the input event that has fired, the system evolves to the
appropriate state. This merging of states is exactly what is already done by existing synthesis tools,
and corresponds to the already mentioned CSC property. So, the analysis of non-commutativities
must only be focused on cases where there are differences in terms of enabled output events in states
s
ab
and s
ba
.
Figure 4.28 shows a state graph with such a conflict, where x
15
, a
1
+, and a
2
+ play the roles of re-
spectively s, a, and b. We will assume that b
1
and b
2
are output signals, thus introducing differences
in terms of output events enabled in states s
ab
and s
ba
. Consider that the system is at state x
15
. If
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Figure 4.28: A state graph with a non-commutativity between events a
1
+ and a
2
+ in state x
15
.
Assuming b
1
and b
2
are output signals, this state graph manifest an SI-conflict.
a
1
+ fires clearly before a
2
+, the system evolves to the states on the left side, states x
14
to x
7
. On
the contrary, if a
2
+ fires clearly before a
1
+ the system evolves to the states on the right side, states
x
28
to x
21
. But, if a
1
+ and a
2
+ fire too close together, there is a “fight” between the two events. If
the system senses first a
1
+, it evolves to state x
13
; otherwise it evolves to state x
27
. In the former
case event b
1
+ is enabled, while in the latter b
2
+ is enabled. Can this situation be simulated by a
“fighting” between events b
1
+ and b
2
+, or to put it in other words, can we simulate this state graph
by another having states x
13
and x
27
merged? Figure 4.29 shows this state graph with the two states
merged. If a
1
+ fires clearly before a
2
, this system evolves to the left side, which is equivalent to the
original behavior. The equivalence remains if a
2
+ fires clearly before a
1
+. If a
1
+ and a
2
+ fire too
close together, this system evolves to state x
m
where there is a choice between b
1
+ and b
2
+. After
choosing a side to fall to, the behavior becomes equivalent to the original one. But, let’s analyze how
the two systems evolve due to the firing of trace ha
1
+; b
1
+; a
2
+; c
1
 ; a
1
 ; b
1
 ; c
1
+; a
1
+i, starting
from state x
15
. The original system evolves to state x
27
and b
2
+ fires next. However the merged
system evolves to states x
m
and either b
1
+ and b
2
+ can fire. But a
2
+ has fired far before the last
a
1
+ and so this choice between b
1
+ and b
2
+ is unacceptable.
A different possible intervention to replace the non-commutativity is based on the notion of obser-
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Figure 4.29: The state graph obtained from the one in figure 4.28 by the merging of states x
13
and
x
27
into state x
m
. The non-commutativity was transformed into a symmetric non-persistency between
events b
1
+ and b
2
+.
vational equivalence [1]. This notion defines an equivalence between transition systems taking into
account the existence of invisible transitions. Thus, the systems are only compared in terms of their
“observable” behavior. In state graphs we can consider that transitions on internal signals are “invisi-
ble” from the environment point of view.
In [1] a formal definition of observational equivalence is given. It is based on a generalization of the
notion of transition, to represent a transition from the point of view of the “observer”. Let G
1
=
hS
1
; E [ N
1
;
1
; s
1
in
i be a transition system, where E is a set of visible events and N
1
a set of
invisible events. All events of N
1
are indistinguishable from the “observer” point of view, and so all
of them can be represented by the single symbol ". Thus, we can define the set E" = E [ f"g, where
 represents all invisible events. Based on E", Arnold [1] defines general transition and general set
of transitions.
Definition 4.18 (general transition)
Triple hs; e; s0i 2 S
1
E
"
 S
1
is a general transition if and only if
 e 2 E and there is a path from s to s0 where one and only one of the events is e, while all the
others belong to set N
1
; or
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 e = " and either there is a path from s to s0, with all events belonging to N
1
, or s = s0.
The set of all elements from S
1
 E
"
 S
1
satisfying definition 4.18 is called the general set of
transitions, and is denoted by "
1
.
Based on the generalized set of transitions, Arnold defines observational equivalence. Let G
2
=
hS
2
; E [N
2
;
2
; s
2
in
i be another transition system, where E is the set of visible events and N
2
the
set of invisible events. Define "
2
the same way we have define "
1
.
Definition 4.19 (observational equivalence)
Transition systems G
1
and G
2
are observationally equivalent if there is a relation R  S
1
 S
2
,
satisfying the following conditions [1]:
1. for every state s
1
2 S
1
, there exists s
2
2 S
2
such that hs
1
; s
2
i 2 R;
2. for every state s
2
2 S
2
, there exists s
1
2 S
1
such that hs
1
; s
2
i 2 R;
3. for every pair hs
1
; s
2
i 2 R, for every general transition hs
1
; e; s
0
1
i 2 
"
1
, there exists s0
2
2 S
2
such that hs0
1
; s
0
2
i 2 R and hs
2
; e; s
0
2
i 2 
"
2
; and
4. for every pair hs
1
; s
2
i 2 R, for every general transition hs
2
; e; s
0
2
i 2 
"
2
, there exists s0
1
2 S
1
such that hs0
1
; s
0
2
i 2 R and hs
1
; e; s
0
1
i 2 
"
1
.
Observational equivalence and signal projection are connected by the following theorem.
Theorem 4.20
LetG = hS;E;; s
in
i be a state graph, withE = Vf+; g, being V the set of signals. Let V 0  V
be a subset of signals. Assuming (V   V 0)  f+; g are invisible events, G and G0 = G + V 0 are
observational equivalents.
Proof
The proof will be done constructing a relation R satisfying the 4 conditions of definition 4.19.
By the definition of signal projection (definition 3.5), set S is partitioned into a set of equivalent
classes. Let [s] 2 S0 be the equivalent class of state s 2 S. Then construct R as follows:
R = fhs; s
0
i : s 2 S ^ s
0
= [s]g
Clearly, conditions 1 and 2 of definition 4.19 are satisfied.
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Let now evaluate satisfying of condition 3. Assume hx; [x]i 2 R and t = hx; e; yi 2 ".
If e 2 E0 = V 0  f+; g, t represents a path in G, where one and only one event belongs
to E0 while all the others belong to E   E0. Because any two states connected by an event
from E   E0 belong to the same equivalent class, the image of t by the projection is transition
h[x]; e; [y]i. But hy; [y]i 2 R and h[x]; e; [y]i 2 (0)", and thus condition 3 is satisfied. If
e = ", t represents a path in G, where all events are from E E0. Its image by the projection is
state [x], that is, [y] = [x]. Because h[x]; "; [x]i 2 (0)", condition 3 is also satisfied. If e = "
and x = y, t represents a state in G. Its image by the projection is state [x]. Again, Because
h[x]; "; [x]i 2 (
0
)
"
, condition 3 is satisfied.
Finally, let evaluate the satisfying of condition 4. Assume hx; [x]i 2 R and t = h[x]; e; [y]i 2
(
0
)
"
. In G0 there is no invisible events. Thus there are only two cases for t: a transition
h[x]; e; [y]i 2 
0 or a transition h[x]; "; [x]i. In the first case, we have hy; [y]i 2 R and
hx; e; yi 2 , and thus condition 4 is satisfied. In the second case, we have hx; "; xi 2 "
and again condition 4 is satisfied.
Since relation R satisfy all conditions of definition 4.19, state graphs G and G0 are observa-
tionally equivalents.
The circuit in figure 4.30 was constructed from the one in figure 4.28 by adding two new internal
signals, n
1
and n
2
, in order to control the cause of non-commutativity. The projection of this state
graph by the non-internal signals is isomorphic to the original specification (figure 4.28), making
them observationally equivalent.
Let’s evaluate how the original trace ha
1
+; b
1
+; a
2
+; c
1
 ; a
1
 ; b
1
 ; c
1
+; a
1
+i behaves in it. It is
transformed into trace ha
1
+; n
1
+; b
1
+; a
2
+; c
1
 ; a
1
 ; n
1
 ; b
1
 ; c
1
+; n
2
+; a
1
+i. Starting at state
x
20
, this trace makes the system evolve to state x
36
, where only event b
2
+ is enabled. This is equiv-
alent to the behavior of the original specification. But, how behaves this system if a
1
+ and a
2
+ fire
too close together? According to this specification this cannot happen, because between the firing of
a
1
+ and a
2
+ there must exist time enough to fire either n
1
+ or n
2
+. But according to the original
specification it can happen. Thus, specifications in figures 4.28 and 4.30 are equivalent if we can
assume that the two inputs events never come simultaneously,
Another different approach to implement the behavior in figure 4.28 is based on the usage of a new
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Figure 4.30: A state graph observationally equivalent to the one in figure 4.28, without any non-
commutativity.
special arbitration device, called a scheduler. It is based on the two-agent scheduler, described in
[2], and is used by a resource owner to manage its availability between two agents. It is a two-input,
two-output device (figure 4.31.a), which accepts requests at any time and guarantees grants under
mutual exclusion. For a four-phase protocol its behavior is as follows. Positive transitions on the
input lines represent requests to the resource owner. Positive transitions on the output lines represent
usage grants. Negative transitions on the input and output lines represent respectively resource release
and cycle completion. The state graph description of this device is depicted in figure 4.31.b. We will
call this device a two-channel scheduler, or simply a scheduler. Note that the behavior of a two-
channel scheduler has an intrinsic non-commutativity, which is assumed to be correctly managed by
the device itself.
The behavior of a two-channel scheduler is quite similar to the behavior of a two-channel mutex.
They both guarantee mutual exclusion of their grants. The difference lies on the fact that the sched-
uler has memory, as can be understood by the following trace. Consider the application of trace
hr
1
+; g
1
+; r
2
+; r
1
 ; g
1
 ; r
1
+i to the state graph of a two-channel scheduler (figure 4.31.b) and to
the state graph of a two-channel mutex (figure 4.32.b), starting at state x
1
in both cases. The sched-
uler evolves to state x
13
, where only the grant of channel two is enabled. The mutex evolves to state
x
7
, where both grants are enabled. However, it is quite improbable to the mutex to evolve to state x
7
in such situations. Still analyzing the same trace, when event g
1
  occurs and the mutex evolves to
state x
8
, input r
1
is at 0 and input r
2
is at 1. The mutex then decides to raise output g
2
. Even if the
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Figure 4.31: A two-channel scheduler: (a) block diagram; (b) state graph description.
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Figure 4.32: A two-channel mutex: (a) block diagram; (b) state graph description.
4.4. NON-COMMUTATIVITIES 139
input r
1
raises now, the mutex should not change its decision. Thus, in many practical situations, a
two-channel scheduler can be implemented by a two-channel mutex.
Let us conclude our analysis on non-commutativities considering the different combinations for the
two events: input-input, output-output and input-output. If a and b are both input signals, then events
a and b are issued by the environment. Thus we cannot presume any temporal interrelation between
them. Somehow the non-commutativity must be controlled by a scheduler. The same occurs if one of
the signals, say a, is an input and the other, say b, an output.
Consider now that both a and b are output signals. When the system is in state s events a and b are
enabled and, since both are output signal transitions, they both will fire. More, they for sure will fire
close together in time. So, it seems quite acceptable that both states s
ab
and s
ba
could be merged.
Let’s illustrate this with an example. Take the state graph depicted in figure 4.28 and let a
1
, a
2
, a
3
and a
4
be output signals and c
1
and c
2
input signals. There is a non-commutativity between output
events, namely between a
1
+ and a
2
+. State x
13
and x
27
have different output events enabled, thus
there is an SI-conflict associated with the non-commutativity. Assume that after some firing sequence
of events, state x
28
is reached. Output events b
2
+ and a
1
+ are simultaneously enabled. It is quite
obvious to accept that these two events are going to occur next and simultaneously. Thus if we merge
states x
13
and x
27
(obtaining the state graph in figure 4.29), it is quite improbable that event b
1
+ will
ever fire.
State graphs in figures 4.28 and 4.29 can be implemented by the circuits depicted in figure 4.33.a
and 4.33.b, respectively. Consider that both circuits are in a state such that signals a
1
, b
1
and c
1
are at
1 and signals a
2
, b
2
and c
2
are at 0. This is a stable state and circuits will remain in it until one of the
input signals changes value. This corresponds to state x
4
in the state graphs of figures 4.28 and 4.29.
Now apply in both cases the following firing sequence of events hc
2
+; a
2
+; c
1
 ; a
1
 ; b
1
 i. Both
systems evolve to state x
17
. Consider now that c
1
+ fires. In the circuit on the left side, the scheduler
guarantees that b
2
+ will fire before b
1
+, because c
2
+ clearly occurred before c
1
+. But in the circuit
with the mutex, the same must happen. By that time c
1
+ fires, b
2
+ is already firing, and so b
1
+ will
have to wait.
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Figure 4.33: Circuit implementations for the state graphs of figures 4.28 (scheduler) and 4.29 (mutex)
assuming that c
1
and c
2
are input signals and that a
1
, a
2
, b
1
and b
2
are output signals.
4.5 Conclusions
State graphs can have SI-conflicts of two types: non-persistencies and non-commutativities. Non-
persistencies can be controlled by means of the insertion of mutual exclusion (mutex) devices or
general exclusion (genex) devices. The former is a well known device, largely referred in the liter-
ature, which controls access under mutual exclusion to a shared resource. The latter defines a more
general class of exclusion among different agents. A genex n  k, for n < k, controls the access
to k resources shared by n different agents. The insertion of genexes in a state graph with non-
persistencies is based on region analysis. If there are n concurrent regions in a k out of n exclusive
relation, then a genex n k can be used to control access to these regions.
The study of non-commutativities is still not concluded. By now, we can say that the scheduler
appears as a good candidate to control state graphs with non-commutativities. We have not developed
a real circuit with exactly the behavior of a scheduler. However, we have shown that in many practical
situations a scheduler can be implemented by a mutex.
The use of schedulers can also enlarge the class of specifications accepted by petrify. For example, the
specification in figure 4.2 has an irreducible CSC conflict, and so is not solved by petrify. But the only
differences between this state graph and the state graph of the two-channel scheduler (figure 4.31.b)
are two input signal transitions, missing in the former. Thus, the behavior in figure 4.2 can be simply
implemented by a two-channel scheduler.
Chapter 5
Synthesis of Non-Persistent Specifications
In chapter 4 we have analyzed state graph circuit specifications with two types of SI-conflicts: non-
persistence and non-commutativity. For the former we went deeper in the study and we proposed
a methodology to control the conflict points of a specification by means of insertions of mutexes or
genexes. We call conflict point a maximal set of concurrent regions in an exclusion relation of k out
of n, where n is the number of concurrent regions and k < n. In this chapter, we continue that work
in order to develop algorithms suitable to be used in an automatic synthesis tool.
Tools for the automatic synthesis of speed-independent asynchronous circuits already exist. However,
they impose the specification to be free of SI-conflicts. Examples of these tools are SIS ([73]) and
petrify ([22, 20]), petrify been the most recent one and actually covering a wider class of specifi-
cations. In order to cover specifications with SI-conflicts, we do not intend to develop a new tool.
Actually, it makes sense to benefit from the power of existing synthesis tools. Thus, we intend to
adapt petrify, extending the class of specifications it accepts at its entry point such that SI-conflict
specifications are covered.
Petrify accepts a circuit specification either as a signal transition graph (STG) description or a state
graph description. Our methodology is developed in the state graph domain. Thus, if a specification is
given as an STG description, we need to translate it to a state graph description before our procedures
can be applied. This is not a problem, for petrify can be used to make the translation.
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Figure 5.1: (a) Data flow of a typical synthesis tool for speed-independent asynchronous circuits,
where the specification must be absent of SI conflicts. (b) Data flow of proposed synthesis approach,
where the specification can contain SI conflicts of the non-persistent type.
5.1 Synthesis Overview
The data flow diagram of petrify in what is concerned with the synthesis of speed independent asyn-
chronous circuits is given in figure 5.1.a. It is basically composed of three processing stages: STG
traversing, logic extraction and library binding. At the entry point petrify accepts a signal transition
graph specification of the circuit, in the ASTG file format, a file format borrowed from SIS ([73]). The
STG is traversed and a state graph specification of the circuit is obtained. Eventually the initial speci-
fication can be given as a state graph, using a proper specification file format introduced by petrify, in
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Figure 5.2: Overview of synthesis transformation process.
which case the traversing phase is skipped. If the state graph specification holds speed-independence
petrify generates the set of boolean equations for the output and internal signals of the circuit1. Fi-
nally these boolean equations can be mapped onto a given library of components. On section 1.6.5
we have presented a wider overview of the speed-independent synthesis phases.
The overall synthesis flow of our proposed approach to cover specifications with SI-conflicts is de-
picted in figure 5.1.b. Two new processing stages appear in this flow diagram relatively to the flow
diagram of petrify: transformation and composition.
The transformation process takes a state graph specification as its input data. If there is no SI-conflict
it delivers the same state graph as its output data. If there are SI-conflicts it delivers a set of arbiters and
a state graph description as its output data. The arbiters must manage all SI-conflicts of the original
specification. The state graph description must be free from SI-conflicts, so it can be submitted to
existing synthesis tools. Figure 5.2 graphically represents the purpose of the transformation process.
If C is a system specification with SI-conflicts, it must be transformed to some C0, composed of two
sub-systems A and R such that:
1. A is a set of arbiter devices which encapsulate all SI-conflicts;
2. R is a conflict-free state graph, suitable to be synthesized using petrify.
3. the composite behavior of R and A is equivalent to the behavior of C;
1If committed to do so, petrify can also generate the set of boolean equations if the speed-independence property is not
held by the specification. In such cases the produced implementation only works correctly under some time constraints.
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Figure 5.3: A genex (mutex) 3 1, built up of 2 genexes (mutexes) 2 1.
The arbiters are assumed to be library components. All that the composition process has to do is to
connect some output of R to the inputs of the arbiters and the outputs of the arbiters to some inputs
of R. This is a quite trivial task. The rest of the chapter is thus concentrated on the transformation
process.
5.2 Arbiters
The arbiter plays a central role in the transformation process. For each identified SI-conflict we must
select an appropriated arbiter. In sequel we assume our library contains the general exclusion device,
genex n k, for every n and every k, with k < n.
The genex (mutex) 2  1 is a quite well known device [72], we have already presented in chapter 1
(see section 1.7). Its CMOS circuit implementation is depicted in figure 1.22. With genexes 2 1 we
can build the genex n1, for n > 2. Figure 5.3 shows how to build a genex 31, using two genexes
2 1. Channel 1 of mutex M
1
directly implements channel 1 of the genex (mutex) 3 1. Channel 2
of mutex M
1
and mutex M
2
together implement channels 2 and 3 of the genex 3 1. If a request is
issued in line r
1
and it is granted by mutex M
1
, output g
2
of mutex M
1
is kept low and thus, because
of the AND gates, no requests from lines r
2
or r
3
can reach mutex M
2
. If, in result to a request in
lines r
2
or r
3
, output g
2
of M
1
goes high, mutex M
2
guarantees only one of these requests is granted.
We can easily extend the structure depicted in figure 5.3 in order to built a mutex 4  1. One way
of achieving that is mounting around channel 1 of mutex M
1
a structure equal to the one mounted
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Figure 5.4: A genex 3 2, built up of 2 genexes (mutexes) 3 1.
around channel 2. A symmetric structure is obtained in this way. Alternatively, we can use a mutex
31 in place of the mutex M
1
. Channels 1 and 2 of the new mutex M
1
directly implement channels 1
and 2 of the mutex 4 1. Channel 3, in conjunction with mutex M
2
, the AND gates and the OR gate,
implements channels 3 and 4 of the mutex 4  1. Using the last approach we can inductively define
the mutex n 1, for any n > 2: a mutex n 1 can be built from a mutex (n  1) 1, a mutex 2 1,
two AND gates and an OR gate. Let M represent the mutex n  1, M
1
the mutex (n   1)  1 and
M
2
the mutex 2  1. The following expressions show how to build M from M
1
and M
2
, where we
use C:x to denote signal x of component C:
M
1
:r
i
= M:r
i
; for i = 1; 2;    ; n  2
M:g
i
= M
1
:g
i
; for i = 1; 2;    ; n  2
M
1
:r
n 1
= M:r
n 1
_ M:r
n
M
2
:r
1
= M
1
:g
n 1
^ M:r
n 1
M
2
:r
2
= M
1
:g
n 1
^ M:r
n
M:g
n 1
=M
2
:g
1
M:g
n
= M
2
:g
2
Using two genexes 3 1 we have a proposal to build a genex 3 2. It is depicted in figure 5.4. The
circuit for each one of the three channels is the same. Input signal r
i
applies directly to input r
i
of
mutex M
1
and applies to input r
i
of mutex M
2
through an AND gate. The other input of this AND
gate is controlled by output g
i
of mutex M
1
. A grant to request r
i
is given whenever a grant is given
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by one of the mutexes.
Consider that initially all inputs and outputs are low. Now let r
1
raise. Then input r
1
of M
1
raises
and input r
1
of M
2
also raises after the delay of the AND gate. Output g
1
of M
1
goes to high, and so
does output g
1
of the genex 3 2. Eventually, output g
1
of M
2
can go high for a short period of time.
This is associated to the period of time while input r
1
is at high but output g
1
of M
1
is at low. Any
other request that comes next is routed to mutex M
2
. Because input r
1
of M
2
is at low, one, but only
one, request will be granted. Thus we can have at most two requests granted.
Consider now that two requests, say r
1
and r
2
, arrive simultaneously. Mutex M
1
will grant one of
them. Mutex M
2
will necessarily grant the other, even if initially it has decided to grant the same
channel as mutex M
1
. That’s because the grant from mutex M
1
removes the corresponding request
from mutex M
2
. If the third request comes next, its grant must wait until a mutex is available.
Finally consider that all three requests come at the same time. Similarly to the previous explanation,
mutex M
1
will grant one of the requests, mutex M
2
will grant another, while the third has to wait.
In the same way we have built a genex 3  2 from two mutexes 3  1, we can build a genex n  2
from two mutexes n 1, for n > 3. Let M represent the genex n 2 and M
1
and M
2
two genexes
n 1. The following expressions show how to build M from M
1
and M
2
:
M
1
:r
i
= M:r
i
; for i = 1; 2;    ; n
M
2
:r
i
= M:r
i
^ M
1
:g
i
; for i = 1; 2;    ; n
M:g
i
= M
1
:g
i
_ M
2
:g
i
; for i = 1; 2;    ; n:
A genex n  3 can be built using the same construction as for the genex n  2 but with one of the
genexes, M
1
or M
2
, replaced with a genex n2. Then, inductively, we can build a genex nk from
one genex n (k 1) and one genex n2. For instance, the equations given for the genex n2 can
be used to represent a genex n k, if M
1
represents a genex n (k   1) instead of a genex n 1.
5.3 Transformation Process
The approach used to accomplish the transformation process is to manage one conflict point at a
time. Given a conflict specification, a conflict point is selected and the specification is transformed in
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order to transfer the conflict to an appropriate arbiter. After this step we should have an arbiter plus a
transformed specification. If this transformed specification still has conflicts, the process is repeated
with one of the remaining conflicts. The process continues until all conflicts are transferred to the
appropriate arbiters. This is formalized by the following procedure:
Procedure 5.1 (transformation process)
1. Let G be the original state graph specification.
2. While G has conflicts
3. Select a conflict point and select a genex to manage it.
4. Transform G into G0 in order the conflict get managed by the genex.
5. Let G = G0.
6. Return G.
Now we have to concentrate on step 3 of procedure 5.1. A conflict point is characterized by the
existence of n concurrent regions in an exclusion relation of k out of n (see section 4.2). Eventually,
one of the regions involved in the conflict point is the empty region. This conflict point can be
controlled by a genex n k.
If k < n  1, the existence of a conflict point of order k out of n implies the existence of n conflict
points of order k out of n  1. This is stated by the following theorem.
Theorem 5.2
LetG be a state graph and letR
1
; R
2
;    ; R
n
be n concurrent regions inG. If regions R
1
; R
2
;    ; R
n
are in an exclusion relation of k out of n and k < n  1, then any subset of n  1 of these regions is
in an exclusion relation of k out of n  1.
Proof
Let N
n
= f1; 2;    ; ng be the set of natural numbers lower than or equal to n, let j 2 N
n
and let A = N
n
  fjg. Let N (k)
n
 }(N
n
) be the subset of the elements of the power-set of
N
n
with cardinality equal k. Since A  N
n
, we have A(k)  N (k)
n
. Then from equation 1 of
definition 4.17, we have
8
I2A
(k)
:
 
\
i2I
R
i
!
6= ;:
Similarly, A(k+1)  N (k+1)
n
and, from equation 2 of definition 4.17, we have
8
I2A
(k+1)
:
 
\
i2I
R
i
!
= ;:
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Figure 5.5: Non-persistence graphs for some examples from chapter 4, namely the state graphs from:
(a) figures 4.17 and 4.21; (b) figure 4.19; and (c) figure 4.23.
Thus, the subset of n   1 regions defined by A is in an exclusion relation of k out of n   1.
Since j is any element from N
n
, the proof is concluded.
The previous theorem shows that conflict points must be searched for from higher to lower orders.
This search can be done based on graph analysis. If two concurrent regions are in an exclusion relation
of 1 out of 2, then events of the input interfaces of both regions are involved in some non-persistence
relation. If three concurrent regions are in an exclusion relation of k out of 3, with k < 3, then events
from the input interface of any one of the 3 regions are involved in some non-persistence relation with
events from the input interface of any of the other regions. Generalizing, there are non-persistence
relations between events from the input interfaces of any two of n concurrent regions in an exclusion
relation of k out of n, for k < n. This suggest the construction of a non-persistence graph, where
vertices represent events and edges connect events involved in some non-persistence relation. In
figure 5.5 the non-persistence graphs for 4 state graphs used as examples in section 4.2 are drawn.
Exclusions relations in a state graph G are responsible for complete subgraphs in the G’s non-
persistence graph.2 Looking in the opposite direction, complete subgraphs in the non-persistence
graph can be associated with exclusion relations in G. However, we have to look for complete sub-
graphs of maximal order. A complete subgraph of order n contains n complete subgraphs of order
n   1, n  (n   1)=2 complete subgraphs of order n   2, and so on. Then an exclusion relation
of (n   1) out of n generates complete subgraphs of orders from 2 to n. Only the one of order n
represents the exclusion relation.
2A subgraph is complete if any two different vertices are adjacent.
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a
1
a
2
a
4
a
1
fa
2
; b
2
g
fa
4
; b
4
g
(a) (b)
b
2
b
4
fa
1
g fa
1
g
Figure 5.6: Non-persistence graphs for a state graph with 4 concurrent regions, involved in an ex-
clusion relation of 2 out of 4, the input interfaces of the 4 regions being I
1
= fa
1
g, I
2
= fa
2
; b
2
g,
I
3
= fa
3
g and I
4
= fa
4
; b
4
g: (a) Obtained directly from non-persistence analysis of the original
state graph. (b) Obtained from the previous after merging vertices not self-adjacent, but adjacent to
exactly the same vertices.
Another difficulty arises if one or more of the concurrent regions have non-singleton input inter-
faces. Assume, for instance, we have a state graph G with 4 concurrent regions, R
i
= hI
i
; O
i
i, for
i = 1; 2; 3; 4, involved in an exclusion relation of 2 out of 4 and let I
1
= fa
1
g, I
2
= fa
2
; b
2
g,
I
3
= fa
3
g and I
4
= fa
4
; b
4
g. The non-persistence graph for G is depicted in figure 5.6.a. In this
graph we can identify 4 complete subgraphs of order 4, corresponding to the following sets of ver-
tices: fa
1
; a
2
; a
3
; a
4
g, fa
1
; b
2
; a
3
; a
4
g, fa
1
; a
2
; a
3
; b
4
g and fa
1
; b
2
; a
3
; b
4
g. We can also identify that
vertices a
2
and b
2
are not connected to each other, but both are connected to exactly the same vertices.
The same is true for vertices a
4
and b
4
. If we merge vertices a
2
with b
2
and a
4
with b
4
, we obtain the
non-persistence graph in figure 5.6.b. This one exactly represents the exclusion relation in G.
The conflict point searching procedure must start by drawing the non-persistence graph. Next, it must
merge equivalent vertices. Two vertices are equivalent if they are not adjacent one to each other and
they are adjacent to exactly the same set of vertices. Third, it must identify a maximal complete
subgraph. This complete subgraph should represent a conflict point, that is, it should represent a set
of n concurrent regions involved in an exclusion relation of k out of n.
At this moment we must determine the values of n, k and the regions interfaces. The value of n
corresponds to the order of the complete subgraph. The input interfaces are given by the vertices of
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the complete subgraph. But what about the values of k and the output interfaces? We do not have an
analytical way to determine them. What we propose is to explore regions in the state graph, starting
with the known input interfaces, in order to determine a value for k and maximal regions which satisfy
the two equations of definition 4.17.
More than one solution can be found after the exploration. This will be illustrated with an example.
Consider the system depicted in figure 5.7. It is a state graph G with 6 signals — 3 inputs and 3
outputs —, 54 states and 145 transitions. These dimensions make it impossible to represent the state
graph picture in a legible way. Thus, we have decided to give its description both as a Petri net and as
an ASTG description, a textual format accepted by petrify. Consider the Petri net description. Places
p
1
and p
2
are 2-bounded. If we fire events a
1
+, a
2
+ and a
3
+, the net evolves to a marking where
places p
1
and p
2
have two tokens each and events z
1
+, z
2
+ and z
3
+ are enabled to fire. If any one of
these events fires, one token is removed from both p
1
and p
2
and the net moves to a marking where the
other two events are in a symmetrical non-persistence. Actually, the state graph description contains
8 symmetrical non-persistences, 3 between events z
1
+ and z
2
+, at states x
51
, x
52
and x
53
, 2 between
z
1
+ and z
3
+, at states x
46
and x
50
, and 3 between z
2
+ and z
3
+, at states x
14
, x
28
and x
38
.
The non-persistence graph of G is given in figure 5.8.a. It is a complete graph of order 3, and so we
are looking for 3 concurrent maximal regions, R
i
= hI
i
; O
i
i, for i = 1; 2; 3, involved in an exclusion
relation of k out of 3, with k < 3. Exploring the region space of G, starting with I
1
= fz
1
+g,
I
2
= fz
2
+g and I
3
= fz
3
+g, we have got k = 2 and two solutions for O
1
, O
2
and O
3
. They are:
O
1
= fa
1
+g; O
2
= fa
2
 g; O
3
= fz
3
 g
and
O
0
1
= fa
1
 g; O
0
2
= fz
2
 g; O
0
3
= fa
3
+g
We have looked for maximal regions, so these two solutions actually represent different conflict
points. Each must be controlled by a different genex. If only one conflict point is controlled, some
non-persistences are not covered.
This fact can be easily observed adding some new information to the non-persistence graph. Let
extend the definition of non-persistence graph by adding a labeling function to the edges. This func-
tion maps every edge into the subset of states, where the non-persistence represented by the edge
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z
1
 
z
1
+
a
1
+
a
1
 
z
3
 
a
3
 
a
3
+
z
3
+
z
2
 
a
2
 
a
2
+
z
2
+
p
1
p
2
#
# State graph with 54 states,
# 145 transitions and
# 8 symmetrical non-persistencies:
# 3 between z1+ and z2+
# in states x51, x52 and x53
# 2 between z1+ and z3+
# in states x46 and x50
# 3 between z2+ and z3+
# in states x14, x28 and x38
#
.model tt-3x2
.inputs a1 a2 a3
.outputs z1 z2 z3
.state graph
x01 a1+ x39 z1+ x29 a1- x15 z1- x01
x02 a1+ x40 z1+ x30 a1- x16 z1- x02
x03 a1+ x41 z1+ x31 a1- x17 z1- x03
x04 a1+ x42 z1+ x32 a1- x18 z1- x04
x05 a1+ x43
x19 z1- x05
x06 a1+ x44
x20 z1- x06
x07 a1+ x45
x21 z1- x07
x08 a1+ x46 z1+ x33 a1- x22 z1- x08
x09 a1+ x47
x23 z1- x09
x10 a1+ x50 z1+ x34 a1- x24 z1- x10
x11 a1+ x51 z1+ x35 a1- x25 z1- x11
x12 a1+ x52 z1+ x36 a1- x26 z1- x12
x13 a1+ x53 z1+ x37 a1- x27 z1- x13
x14 a1+ x54 z1+ x38 a1- x28 z1- x14
x01 a2+ x11 z2+ x09 a2- x05 z2- x01
x02 a2+ x12
x06 z2- x02
x03 a2+ x13
x07 z2- x03
x04 a2+ x14 z2+ x10 a2- x08 z2- x04
x15 a2+ x25 z2+ x23 a2- x19 z2- x15
x16 a2+ x26
x20 z2- x16
x17 a2+ x27
x21 z2- x17
x18 a2+ x28 z2+ x24 a2- x22 z2- x18
x29 a2+ x35
x30 a2+ x36
x31 a2+ x37
x32 a2+ x38 z2+ x34 a2- x33 z2- x32
x39 a2+ x51 z2+ x47 a2- x43 z2- x39
x40 a2+ x52 z2+ x48 a2- x44 z2- x40
x41 a2+ x53 z2+ x49 a2- x45 z2- x41
x42 a2+ x54 z2+ x50 a2- x46 z2- x42
x51 a3+ x54 z3+ x53 a3- x52 z3- x51
x47 a3+ x50 z3+ x49 a3- x48 z3- x47
x43 a3+ x46 z3+ x45 a3- x44 z3- x43
x39 a3+ x42 z3+ x41 a3- x40 z3- x39
x35 a3+ x38 z3+ x37 a3- x36 z3- x35
x29 a3+ x32 z3+ x31 a3- x30 z3- x29
x25 a3+ x28 z3+ x27 a3- x26 z3- x25
x23 a3+ x24
x19 a3+ x22 z3+ x21 a3- x20 z3- x19
x15 a3+ x18 z3+ x17 a3- x16 z3- x15
x11 a3+ x14 z3+ x13 a3- x12 z3- x11
x09 a3+ x10
x05 a3+ x08 z3+ x07 a3- x06 z3- x05
x01 a3+ x04 z3+ x03 a3- x02 z3- x01
.marking x01
.end
Figure 5.7: Specification of an arbiter with 2 conflict points associated with exclusion relation of
2 out of 3. The definition regions of both conflict points have the same input interfaces. The state
graph description is too large to have a legible pictorial representation. Thus we give: (a) its Petri net
description; (b) its state graph description in the ASTG format, used by petrify. To understand the
latter description note that, in the “.state graph” section, each line represents a path, where symbols
starting with an “x” represent states. The initial state is x01.
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z
1
+
z
3
+
z
2
+
z
1
+
z
2
+
z
3
+
fx
46
; x
50
g
fx
14
; x
28
; x
38
g
fx
51
; x
52
; x
53
g
Figure 5.8: Non-persistence graph for the specification depicted in figure 5.7.
appears. The non-persistence graph, with edge labels, of the system depicted in figure 5.7 is depicted
in figure 5.8.b.
Let p be a conflict point caused by n concurrent regions in an exclusion relation of k out of n and
let hI
i
; O
i
i and hI
j
; O
j
i be two of the n concurrent regions. Let s be a state with a non-persistence
between events e
i
and e
j
, such that e
i
2 I
i
and e
j
2 I
j
. How can we know that s is covered by p?
Since we are behind an exclusion relation of k out of n, in order to exist a non-persistence in s, s must
be inside k   1 of the concurrent regions, others than hI
i
; O
i
i and hI
j
; O
j
i. Thus, if s is not inside
k   1 of the concurrent regions, the non-persistence associated with it will remain after the conflict
point is controlled by a genex.
For each conflict point selected to be controlled, we can remove from the labels of the non-persistence
graph the states (non-persistences) covered by it. A given complete component (subgraph) of the
non-persistence graph becomes controlled only when all its edges are labeled with the empty set.
Let use the system in figure 5.7, with the non-persistence graph depicted in figure 5.8, to illustrate
this covering analysis. Remember we have detected two solutions for conflict points associated to
the complete component of the non-persistence graph. Considering the first solution we have that
x
14
; x
28
; x
38
2 hI
1
; O
1
i, x
50
2 hI
2
; O
2
i and x
52
; x
53
2 hI
3
; O
3
i, but x
46
62 hI
2
; O
2
i and x
51
62
hI
3
; O
3
i and so x
46
and x
51
are not covered by this conflict point. Using only the second solution we
have that x
38
2 hI
1
; O
0
1
i, x
46
; x
50
2 hI
2
; O
0
2
i and x
51
; x
52
; x
53
2 hI
3
; O
0
3
i, but x
14
; x
51
62 hI
1
; O
0
1
i
and so these two states are not covered by the second conflict point. The sets of states not covered are
disjoint, and so using two genexes 3 2 all non-persistences are controlled.
In section 4.3.1 we have referred that when a mutex is used to control a conflict, different options exist
for the insertion of the release and completion events. This is in agreement with the current covering
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analysis. Let a conflict point be associated with n concurrent regions in an exclusion relation of 1 out
of n. A non-persistence state associated with 2 of the n concurrent regions is covered if it is inside 0
(zero) of the other concurrent regions. This is true whatever the output interfaces of the considered
concurrent regions are.
5.4 Genex Insertion
Once a genex has been selected to control an identified conflict point, the state graph specification has
to be transformed to reflect the use of the genex. This transformation is determined by procedures 4.15
and 4.16. The insertion of each channel of the genex is based on the concurrent region associated to
the conflict point. Let G be the state graph to be transformed; let hI
i
; O
i
i be the region associated
with channel i of the genex. let r
i
and g
i
be the input and output signals for channel i of the genex.
Following procedure 4.15, let 
i
be the minimum region having I
i
as the output interface. We are
developing next an expression to “insert r
i
+ in G such that it appears after the 
i
events but before
the I
i
events”.
Region-Based Event Insertion
Let G be a state graph and R a region on it. R satisfies conditions of theorem 3.28 and so it is a
SIP-set. The insertion of a new event e0 in G by R based on definition 3.25 produces a transition
system G0 where all transitions labeled with events from R, the output interface of R, are delayed
by e0. This allows to represent the event insertion in product form.
Definition 5.3 (s-factor)
Let I and O be two sets of events, such that I \ O = ;; let k be an integer with value 0 or 1. The
transition system F = hX;E;; x
in
i where
X = fx
0
; x
1
g
E = I [O ; I \O = ;
 = fhx
0
; e; x
1
i j e 2 Ig [ fhx
1
; e; x
0
i j e 2 Og
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x
in
=
8
>
<
>
:
x
0
k = 0
x
1
k = 1
is called an s-factor, and is denoted by sfactor(k; I;O).
Let G be a transition system, s
in
its initial state, R = hI;Oi a region on it, defined by its interface,
and e0 a new event.
Definition 5.4 (region-based event insertion)
The region-based event insertion of e0 in G by R transforms G into another transition system G0,
given by expression
G
0
= reach
 
G sfactor(k; I; fe
0
g) sfactor(0; fe
0
g; O)

where k is equal zero if s
in
62 R, and 1 otherwise.
Theorem 5.5 (equivalence of event insertions)
Up to reachability, the insertions of e0 in G by R based on definitions 3.25 and 5.4 are isomorphic.
Proof
Let G0 = hS0; E0;0; s0
in
i be the transition system obtained after insertion by definition 3.25.
Then S0 = S[ {(R), E0 = E[fe0g, and s0
in
= s
in
. Set 0 has 4 pieces which can be rewritten
as follows

0
A
= fhs; e; s
0
i j hs; e; s
0
i 2  ^ (s 62 r _ s
0
2 r)g
= fhs; e; s
0
i j hs; e; s
0
i 2  ^ e 2 E  Og
because R is a region, whose interface we assume as being hI;Oi.

0
B
= fh{(s); e; {(s
0
)i j hs; e; s
0
i 2  ^ s; s
0
2 Rg

0
C
= fh{(s); e; s
0
i j hs; e; s
0
i 2  ^ s 2 R ^ s
0
62 Rg
= fh{(s); e; s
0
i j hs; e; s
0
i 2  ^ e 2 Og
again because R is a region. Finally

0
D
= fhs; e
0
; {(s)i j s 2 Rg
let G00 = hS00; E00;00; s00
in
i be the transition system obtained after insertion by definition 5.4.
Let X = fx
0
; x
1
g be the set of states of the first s-factor in definition, and Y = fy
0
; y
1
g the
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set of states of the second. By the definition of asynchronous product
S
00
= S X  Y
= ((S  R) [R) fx
0
; x
1
g  fy
0
; y
1
g
= R
000
[R
100
[R
010
[R
110
[R
001
[R
101
[R
011
[R
111
E
00
= E [ fe
0
g = E
0
and, taken into account that set of events I is common to G and the first s-factor, set of events
O is common to G and the second s-factor, event e0 is common to both s-factors, and set of
events E   I  O only appear in G,

00
= fhhs; x; yi; e; hs
0
; x; yii j hs; e; s
0
i 2  ^ e 2 E   I  Og
[ fhhs; x
0
; yi; e; hs
0
; x
1
; yii j hs; e; s
0
i 2  ^ e 2 Ig
[ fhhs; x; y
1
i; e; hs
0
; x; y
0
ii j hs; e; s
0
i 2  ^ e 2 Og
[ fhhs; x
1
; y
0
i; e
0
; hs; x
0
; y
1
ii j s 2 Rg
Analyzing set 00 in terms of flow of transitions between the 8 parts of S00, we get that the
possible flows are: R
000
! R
110
, R
001
! R
111
, R
101
! R
000
, R
111
! R
010
, R
010
! R
001
,
and R
110
! R
101
. Initial state s00
in
belongs to R
000
or R
110
depending on set s
in
belongs to,
either S R or R. In any case, sets of states R
001
, R
010
, R
011
, R
100
and R
111
are not reachable
from the initial state.
Let G000 = hS000; E000;000; s000
in
i = G
00
[R
000
[R
110
[R
101
]. Then,
S
000
= R
000
[R
110
[R
101
= (S  R) hx
0
; y
0
i [R hx
1
; y
0
i [R hx
0
; y
1
i
E
000
= E
00

000
= 
000
A
[
000
B
[
000
C
[
000
D
[
000
E
[
000
F
being

000
A
= fhhs; x
0
; y
0
i; e; hs
0
; x
0
; y
0
ii j hs; e; s
0
i 2  ^ e 2 E   I  O ^ s; s
0
2 S  Rg

000
B
= fhhs; x
1
; y
0
i; e; hs
0
; x
1
; y
0
ii j hs; e; s
0
i 2  ^ e 2 E   I  O ^ s; s
0
2 Rg

000
C
= fhhs; x
0
; y
1
i; e; hs
0
; x
0
; y
1
ii j hs; e; s
0
i 2  ^ e 2 E   I  O ^ s; s
0
2 Rg

000
D
= fhhs; x
0
; y
0
i; e; hs
0
; x
1
; y
0
ii j hs; e; s
0
i 2  ^ e 2 Ig

000
E
= fhhs; x
0
; y
1
i; e; hs
0
; x
0
; y
0
ii j hs; e; s
0
i 2  ^ e 2 Og
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
000
F
= fhhs; x
1
; y
0
i; e; hs; x
0
; y
1
ii j s 2 Rg
Let define function  : S0 ! S000 such that
(s
0
) =
8
>
>
>
<
>
>
>
>
:
hs
0
; x
0
; y
0
i s
0
2 S  R
hs
0
; x
1
; y
0
i s
0
2 R
hs
0
; x
0
; y
1
i s
0
2 R
0
Function  is clearly a bijection. Let define function  : 0 ! 000 such that
(hs; e; s
0
i = h(s); e; (s
0
)i
Since  is injective,  also is. Determining the image of 0 we get
(
0
A
) = 
000
A
[
000
B
[
000
D
(
0
B
) = 
000
C
(
0
C
) = 
000
E
(
0
D
) = 
000
F
Thus  is also surjective and hence the pair h; i is an isomorphism from G0 into G000. Finally,
reach(G0) 
=
reach(G000) = reach(G00)
Channel Insertion
Let us return to the insertion of r
i
+ in G such that it appears after the 
i
events but before the I
i
events. h
i
; I
i
i is a region and thus the insertion can be done by the product
G
1
= reach(G sfactor(k
i
; 
i
; fr
i
+g) sfactor(0; fr
i
+g; I
i
))
where k
i
is equal 0 if s
in
62 h
i
; I
i
i, and 1 otherwise, s
in
being the initial state of G. The second step
of procedure 4.15, “insertion of g
i
+ such that it appears after event r
i
+ but before events from I
i
”,
can be done by the product
G
2
= reach(G1  sfactor(0; fr
i
+g; fg
i
+g) sfactor(0; fg
i
+g; I
i
))
To implement step 3 of procedure 4.15 we need the minimum region having O
i
as the input interface.
Let hO
i
; 
i
i be such a region. To “insert r
i
  in G2 such that it appears after the events from O
i
but
before the events from 
i
”, we can use the following product
G
3
= reach(G2  sfactor(m
i
; O
i
; fr
i
 g) sfactor(0; fr
i
 g; 
i
))
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where m
i
is equal 0 if s
in
62 hO
i
; 
i
i, and 1 otherwise. Finally, to “insert g
i
  such that it appears
after event r
i
  but before events from 
i
” (step 4 of procedure 4.15), we can use the product
G
4
= reach(G3  sfactor(0; fr
i
 g; fg
i
 g) sfactor(0; fg
i
 g; 
i
))
In order to implement step 5 of procedure 4.15, let assume that 
i
= O
i
. If we determine 
i
be-
fore inserting r
i
+ and g
i
+, we will get 
i
= I
i
. Indeed, if the minimum region having I
i
as the
output interface has O
i
as the input interface, then the minimum region having O
i
as the input in-
terface has I
i
as the output interface. But after step 1 of procedure 4.15 the minimum region having
O
i
as the input interface is hO
i
; fr
i
+g. Thus after steps 3 and 4 we have introduced the sequence
hr
1
 ; g
1
 ; r
1
+; g
1
+i between O
i
and I
i
. This will result in the introduction of a CSC conflict. This
conflict can be easily removed by inserting a new signal, with, for instance, the positive transition
between g
i
  and r
i
+ and the negative transition between I
i
and O
i
. Assuming csc
i
is the new added
signal, this insertion can be done with the product
G
5
= reach(G4  sfactor(0; fg
i
 g; fcsc
i
+g) sfactor(0; fcsc
i
+g; fr
i
+g)
sfactor(n
i
; I
i
; fcsc
i
 g) sfactor(0; fcsc
i
 g; O
i
)
where n
i
takes the value 1 if s
in
2 hI
i
; O
i
i, and 0 otherwise.
Correctness of Signal Insertion
Clearly, G1, G2 and G3 are not valid state graphs. Actually they do not need to be so, since they are
intermediate values. But both G4 and G5 represent transformed state graphs, and so they have to be
state graphs. Can we guarantee that?
Theorem 5.6 (region-based signal insertion)
Let G be a state graph, s
in
its initial state and R
1
= hI
1
; O
1
i and R
2
= hI
2
; O
2
i two regions on G
satisfying the following conditions:
1. R
1
\R
2
= ;;
2. if O
1
6= I
2
, then hO
1
; I
2
i is a region; and
3. if O
2
6= I
1
, then hO
2
; I
1
i is a region.
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Let v be a new signal. The transition system given by equation
G
0
= reach(G sfactor(k
1
; I
1
; fv+g)  sfactor(0; fv+g; O
1
)
sfactor(k
2
; I
2
; fv g)  sfactor(0; fv g; O
2
));
where k
1
is 1 if s
in
2 hI
1
; O
1
i and 0 otherwise and k
2
is 1 if s
in
2 hI
2
; O
2
i and 0 otherwise, is a
(consistent) state graph.
Proof
Let S+ = R
1
and S  = R
2
. If I
1
6= O
2
let S0 = hO
2
; I
1
i; otherwise let S0 = ;. If
I
2
6= O
1
let S1 = hO
1
; I
2
i; otherwise let S1 = ;. I-Partition I = hS0; S+; S1; S i conforms
to theorem 3.29.
The equation for G0 can be rewritten as
G
00
= reach(G sfactor(k
1
; I
1
; fv+g)  sfactor(0; fv+g; O
1
))
G
0
= reach(G00  sfactor(k
2
; I
2
; fv g)  sfactor(0; fv g; O
2
))
The former of these equations represents the insertion of v+ in G by S+ (see theorem 5.5,
definition 3.25 and section 3.7). The latter represents the insertion of v  in G00 by S . Thus,
G
0 is a (consistent) state graph.
First we prove that if G4 is a state graph, then G5 also is. Assume G4 is a state graph. On G4
regions hfg
i
 g; fr
i
+gi and hI
i
; O
i
i are disjoint and hfr
i
+g; I
i
i and hO
i
; fg
i
 gi are regions. Thus,
by theorem 5.6, G5 is a (consistent) state graph.
Let now prove that G4 also is a state graph. By properties 3.13 and 3.14, up to isomorphism, equation
for G4 can be rewritten as
G
r
= reach(G sfactor(k
i
; 
i
; fr
i
+g) sfactor(0; fr
i
+g; I
i
)
sfactor(m
i
; O
i
; fr
i
 g) sfactor(0; fr
i
 g; 
i
))
G
4

=
reach(Gr  sfactor(0; fr
i
+g; fg
i
+g) sfactor(0; fg
i
+g; I
i
)
sfactor(0; fr
i
 g; fg
i
 g) sfactor(0; fg
i
 g; 
i
))
If 
i
6= O
i
, then regions h
i
; I
i
i and hO
i
; 
i
i are disjoint. If 
i
= O
i
, then 
i
= fr
i
+g and again
h
i
; I
i
i and hO
i
; 
i
i are disjoint regions. If I
i
6= O
i
, then hI
i
; O
i
i is a region. Finally, if 
i
6= 
i
, then
h
i
; 
i
i is also a region. Thus, by theorem 5.6, Gr is a state graph.
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In Gr , regions h
i
; I
i
i and hO
i
; 
i
i still are disjoint; hfr
i
+g; I
i
i is a sub-region of h
i
; I
i
i and
hfr
i
 g; 
i
i is a sub-region of hO
i
; 
i
i and so they are disjoint. Either hI
i
; O
i
i is a region or I
i
= O
i
.
Then any way hI
i
; fr
i
 gi is a region. If 
i
6= I
i
, either h
i
; 
i
i is a region or 
i
= 
i
, and so
h
i
; fr
i
+gi is a region. If 
i
= I
i
, 
i
= fr
i
+g. Conditions of theorem 5.6 are satisfied and thus G4
is a state graph.
From G to G4 or G5, the transformation is done by successive products with s-factors. Since the
product of transition systems is associative, the insertion of genex channel i into G can be defined by
the product
G
0
= G F
i
where G0 represents the transformed state graph after insertion of channel i and F
i
represents the
insertion transformation, that is, F
i
represents the product of the several s-factors.
Genex Insertion
The channel insertion procedure (procedure 4.15) has to be applied to all channels of the genex, as
determined by step 1 of procedure 4.16. In product form this can be written as
G
0
= G F
1
 F
2
     F
n
where G0 represents the transformed state graph after insertion of all channels and F
i
, for i =
1; 2;    ; n, represent the n channels of the genex. Up to isomorphism the product of transition
systems is commutative. Thus, the order of insertion of the n channels is irrelevant.
Elimination of Extra States
After step 1 of procedure 4.16 is concluded, the transformed state graph hasn’t taken into account
the exclusion relation among the grant signals of the genex. All states that correspond to having
more than k grant signals simultaneously at 1, can be removed, since they are unreachable. This
elimination, which corresponds to step 2 of procedure 4.16, can be accomplished by the product of
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the transformed state graph with the state graph description of the genex behavior. Assuming X
represents this state graph, the total transformation needed to insert a genex is given by the product
G
0
= G F
1
 F
2
     F
n
X
An Example
Let us return to the example of figures 5.7 and 5.8, discussed in section 5.3. As we have mentioned it
has two conflict points, in the form of exclusion relations of 2 out of 3. The concurrent regions are
R
1
= hI
1
; O
1
i = hfz
1
+g; fa
1
+gi
R
2
= hI
2
; O
2
i = hfz
2
+g; fa
2
 gi
R
3
= hI
3
; O
3
i = hfz
3
+g; fz
3
 gi
for one of the conflicts and
R
4
= hI
1
; O
0
1
i = hfz
1
+g; fa
1
 gi
R
5
= hI
2
; O
0
2
i = hfz
2
+g; fz
2
 gi
R
6
= hI
3
; O
0
3
i = hfz
3
+g; fa
3
+gi
for the other. Let control the first using a genex 3 2, being r
1
, r
2
and r
3
the input signals and g
1
, g
2
and g
3
the output signals. Determining the minimum regions having I
1
, I
2
and I
3
as output interfaces
we obtain for the input interfaces respectively

1
= fa
1
+g; 
2
= fa
2
+g and 
3
= fa
3
+g:
Determining the minimum regions having O
1
, O
2
and O
3
as input interfaces, we obtain for the output
interfaces respectively

1
= fr
1
+g; 
2
= fz
2
 g and 
3
= fa
3
+g:
Note that 
1
= O
1
, and thus we have 
3
= fr
1
+g and we also have to insert a new signal to resolve
the CSC conflict appearing during insertion of channel 1 of the genex.
After genex insertion we obtain a state graph with 13 signals (7 new), 572 states and 2 non-persistence
conflicts, corresponding to the 2 states, x
46
and x
51
, we already knew were not covered by the chosen
conflict point.
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5.5 Input signals
The overall specification after transformation (transformed state graph plus arbiters) should preserve
speed independence, which includes the interaction with the environment. If in a given specification
an input signal transition appears first after some output signal transition, we can assume that some-
how the environment is sensing the circuit and guarantees that the input signal transition does not
appear before. In the transformation process presented in the previous section, sets of events I
i
and

i
are delayed, the former by the request to and the grant from the arbiter and the latter by the release
and completion events. If any of these sets of events contain transitions on input signals then we are
delaying them, which should be overcome.
On the other side and for the sake of simplicity we want to use the same transformation for all types
of events. Thus we propose a pre-treatment of the input signals in order to transfer to some internal
signal any non-persistence relation they are involved with.
If the environment is managing to fire a signal transition (an input signal transition from the circuit
point of view) the circuit can not avoid it. But it could eventually delay its effect on the circuit. The
input signals are going from the environment to the circuit through wires. Consider that under the
assumption that the delay in one of these wires is not negligible the circuit works correctly. Thus we
can consider that the ends of these wires are different signals and transform the specification in order
to take this into account. In this way conflicts involving the input signal are eventually transferred to
the signal associated to the final end of the wire, which is an internal signal from the circuit point of
view.
Let G be a state graph and v an input signal involved in some non-persistence we want to control. We
start renaming v, let say as v
f
, and reclassifying it as an internal signal. Next, we insert the new input
signal v such that it directly precedes v
f
, that is, v+ and v  are inserted based on regions having
fv
f
+g and fv
f
 g as the output interfaces. To obtain the input interfaces of the insertion regions
we have opted to use minimum regions. Let  and  represent the input interfaces of the minimum
regions having respectively fv
f
+g and fv
f
 g as the output interfaces. After renaming v as v
f
, the
insertion of the new v can be computed by the product
G
0
= reach(G00  sfactor(0; ; fv+g)  sfactor(k

; fv+g; fv
f
+g)
sfactor(0; ; fv g)  sfactor(k

; fv g; fv
f
 g)
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Figure 5.9: A specification with an asymmetric non-persistence involving an input signal transition:
(a) STG specification; (b) corresponding reachability (state) graph, where x
1
is the initial state and
the non-persistence is associated with state x
4
.
where
k

=
8
>
<
>
:
1 s
in
2 h; fv
f
+gi
0 otherwise
k

=
8
>
<
>
:
1 s
in
2 h; fv
f
 gi
0 otherwise
Let illustrate with an example. In [53] a number of arbiters, so-called token-ring arbiters, are pre-
sented. In the specification depicted in figure 5.9, the STG description was borrowed from there.
Signals T
i
and R are inputs while T
o
and G are outputs. It is clear, even in the STG domain, that
there is an asymmetric non-persistence, with the output signal transition T
o
+ being disabled by input
signal transition R+. The corresponding reachability (state) graph is depicted in figure 5.9.b, where
x
1
is the initial state and the non-persistence is associated with state x
4
.
Let G represent the state graph of the token-ring arbiter in the figure and let control its conflict point,
that is, the non-persistence in state x
4
. Since R is an input signal we must start pre-treating it. First of
all we rename R as R
f
and reclassify it as internal. The input interfaces of the smallest regions with
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Figure 5.10: Transformed state graph obtained from the one in figure 5.9 in order to transfer the non-
persistence involving an input signal to a non-persistence between output signals. In this state graph
there is a symmetric non-persistence between signal transitions T
o
+ and G+ at state x
4b
.
output interfaces fR
f
+g and fR
f
 g are respectively
 = fG g;  = fG+g
with the initial state of G belonging to region hfG g; fR
f
+gi, which means that k

= 1 and k

= 0.
The pre-transformation is thus given by the product
G
0
= reach(G00  sfactor(0; fG g; fR+g)  sfactor(1; fR+g; fR
f
+g)
sfactor(0; fG+g; fR g)  sfactor(0; fR g; fR
f
 g)
where G00 represents the state graph obtained from G after renaming R as R
f
. G
0 is depicted in
figure 5.10. The original non-persistence was transformed into a symmetric non-persistence between
output signal transitions T
o
+ and G+.
5.6 TSF Toolset
The first purpose of this chapter was to introduce an automated method to make synthesis of asyn-
chronous circuits from specifications with conflicts, in the form of non-persistences. The method
takes a state graph specification with conflicts and delivers a set of special arbiters plus a conflict-
free state graph specification. This state graph must be suitable to be synthesized using existing
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speed-independent synthesis tools, like petrify[22, 20]. We have developed a set of small tools which
implement different steps of the transformation process. It is called the TSF toolset3, and is composed
of a data structure, a support library and a set of command line applications.
The main operation of the transformation process is the product of transition systems, which most of
the time are not state graphs. So, tools must be supported by a data model to store transition systems.
This data model appears in two ways: as a text file format and as a memory object model.
The text file format represents the interface with the user. We have defined a model where events,
states and transitions are explicitly represented. The object model is based on the notion of transition
system folder. This is basically a set of transition systems sharing a global set of events and a set of
primitive sets of states. The idea behind this folder is to make easy the product of transition systems.
From one side, we need to synchronize in common events. The global set of events simplifies this
task. On the other side, the set of states of the product is a subset of the Cartesian product of the
operand sets of states. Thus, states on transition systems are assumed to be tuples of primitives states.
This allows to keep the state connection between original and transformed transition systems.
On top of the object model a library of functions was developed. On a lower layer these functions
fulfill a set of basic operations, like event, state and transition operations, load and print operations,
and so on. On a upper layer they fulfill more complex operations, like the product, parsing and
loading, region extraction, etc.
A set of command line applications was developed. Some are built on top of the library functions.
Others were written as Bourne shell scripts and are used to generate simple transition systems, like
s-factors. These tools were used to obtain the data of the several examples presented in this thesis.
5.6.1 TSF File Format
A specific text file format, called TSF file format, was defined to interact with the tool set. Sets of
events, states and transitions are given explicitly in this format. The grammar of the TSF file format
is depicted in figure 5.11. A  after a symbol represents 0 or more occurrences of it. A + represents 1
or more occurrences. Note that a transition system can be composed of a single state, with no events
nor transitions. Figure 5.12 shows a transition system description in the TSF file format.
3TSF stands for transition system folder.
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ts-description = model name events states transitions initial-state end
model = ".model" "transition system"
name = ".name" string
events = ".events" (event)
event = string
states = ".states" (state)+
state = string
transitions = ".transitions" (transition)
transition = "<" state "," event "," state ">"
initial-state = ".initial state" state
end = ".end"
Figure 5.11: The grammar of the TSF file format.
The TSF file format does not hold information about signal type. Actually, transition systems only
have events, independently of their nature. Thus converting a state graph description to the TSF file
format, there is a loss of information, which makes it impossible to revert. To avoid this, we use
another text file format just to keep signal type information. It is defined as a set of statements, each
one composed of one of the keywords .inputs, .outputs and .internal followed by a list of
signals of that type. Any number of statements can exist. The same signal can be reclassified several
times, the last being the one effective. This makes it easy to add new signals and reclassify existing
ones.
5.6.2 TSF Object Model
A simple overview of the TSF object model is given in figure 5.13, where each box represents a
different data type. The main data type is the transition system folder which represents a set of
transition systems. Each transition system is composed, as expected, by a set of events, a set of states
and a set of transitions. We define two types of events and two types of states. Data type event
represents an event independently of the transition system where it occurs, while data type ts-event
is an event in a given transition system. The latter is a sort of instantiation of the former. Data type
bare-state represents a state in a transition system indicated by the user. Internally a state is a tuple
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#
# Transition System of the a simple arbiter
# This is an arbiter with a conflict point between output signal
# transitions used for illustration purposes.
#
.model transition system
.name s-arbiter
.events # 8 events
a1+ a1- a2+ a2- b1+ b1- b2+ b2-
.states # 11 states
x1 x2 x3 x4 x5 x6 x7 x8 x9 x10 x11
.transitions # 17 transitions
<x1,a1+,x2>
<x3,a1+,x4> <x4,b1+,x5> <x5,a1-,x6> <x6,b1-,x3>
<x9,b1-,x7> <x7,a1+,x8>
<x10,a1+,x11>
<x1,a2+,x3> <x3,b2+,x7> <x7,a2-,x10> <x10,b2-,x1>
<x2,a2+,x4> <x4,b2+,x8> <x8,a2-,x11> <x11,b2-,x2>
<x6,b2+,x9>
.initial state x1
.end
Figure 5.12: TSF description of the state graph depicted in figure 4.17.
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Figure 5.13: The TSF Object Model.
of one or more bare states, each from a different bare state set. This makes it easy to correlate states
in the original and the transformed transition systems. It is particularly useful during the product
operation, because we can easily keep a connection between operands and result.
5.6.3 TSF Library
Using the data model explained in the previous section a library of functions was developed in the C
programming language. It is referred to as the TSF library and two layers on it can be considered.
In a lower layer there are basic functions which manipulate data types other than transition system
and transition system folder. In an upper layer there are more complex operations, like parsing,
loading, product, projection, region searching. The TSF library is the foundation for several of the
tools described in next section.
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5.6.4 TSF Tools
At present available tools take the form of a set of command line applications, which can be divided
into two groups. In one group, there are a set of tools developed on top of the TSF library. The
other group of tools were written as Bourne shell scripts and are used to generate simple transition
systems used as factors in products and to cluster several operations into a single one. Most of them
are intended as temporary versions of future, more efficient ones. A list of some of the available tools
follows, along with the synopsis and a summary description.
sg2ts
TYPE: C program
SYNOPSIS: sg2ts [-i sg-file] [-o ts-file] [-t t-file]
DESCRIPTION: Converts a state graph description from petrify state graph format to TSF file
format. By default input is read from standard input and output sent to standard output. Modi-
fiers -i switches input to file sg-file, -o switches output file to ts-file and -t creates
the file t-file with types for signals. Note that TSF does not have information about sig-
nals, only about events. This file can be used afterwards to convert from TSF format to petrify
SG format.
ts2sg
TYPE: C program.
SYNOPSIS: ts2sg [-i ts-file] [-o sg-file] [-t t-file]
DESCRIPTION: Converts a state graph description form TSF file format to petrify SG format.
By default input is read from standard input, output sent to standard output and all signals are
given type internal. Modifiers -i switches input to file ts-file, -o switches output file to
sg-file and -t uses information on t-file to give signals the correct type.
ts-trivial
TYPE: Bourne shell script.
SYNOPSIS: ts-trivial [ -name name ]
DESCRIPTION: Generates the TSF description of a trivial transition system named name, if
option -name is given, or “triv-#”, where # is a random number, otherwise. A trivial TS has
a single state, no events and no transitions. It is used as an auxiliary TS in other operations.
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s-factor
TYPE: Bourne shell script.
SYNOPSIS: s-factor [-name name] k I O
DESCRIPTION: Generates the TSF description of the sfactor(k,I,O) (see definition 5.3). The
generated transition system is named name, if option -name is given, or “sf-#”, where # is a
random number, otherwise.
ts-prod
TYPE: C program.
SYNOPSIS: ts-prod [-name name] opnd1 opnd2 [outfile]
DESCRIPTION: Computes the product between transition systems opnd1 and opnd2. TSF
description of the product is sent to outfile, if given, or standard output, otherwise. The
generated transition system is named name, if option -name is given, or “ts-#”, where # is a
random number, otherwise.
ts-mprod
TYPE: Bourne shell script..
SYNOPSIS: ts-mprod [-name name] opnd1 [opnd2 [...]]
DESCRIPTION: Computes the product of all given transition systems. TSF description of the
product is sent to standard output. It is named name, if option -name is given, or “ts-#”,
where # is a random number, otherwise.
ts-detect-np
TYPE: C program
SYNOPSIS: ts-detect-np [infile]
DESCRIPTION: Prints on standard output all disabling situations on the given transition system
(the standard input as default).
ts-regions
TYPE: C program
SYNOPSIS: ts-regions [-ts infile] [-b back-set] [fore-pattern]
DESCRIPTION: Prints, on standard output, the interfaces of all regions of the given transition
system (default standard input) satisfying the given initial scenario. Initially, events are dis-
tributed among 8 different sets, to know, I (input), O (output), NC (not-cross), IO (input-
output, associated to empty regions), UONC (output or not-cross), UINC (input or not-cross),
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UIIO (input or input-output) and UOIO (output or input-output). Then during region search-
ing events can be promoted from a U* set to one of the others. A region is found when
no event is in a U* set and the entry/exit relation of regions is satisfied. Initial scenario
is defined by a back- and a fore-pattern. Back-pattern is UONC, by default, or the one de-
termined by option -b back-set. Fore-pattern is none, the default, or the one deter-
mined by fore-pattern. This is a sequence of option of the form -(I | O | IO |
NC | UONC | UINC | UIIO | UOIO) event-list. For instance, to print all re-
gions of transition system xpto.ts having a+ as the input interface, execute the command
ts-regions -ts xpto.ts -b UONC -I a+.
ts-disjoint
TYPE: C program
SYNOPSIS: ts-disjoint [-ts infile] ev1 ev2
DESCRIPTION: Given a transition system (default standard input) and the input interfaces of two
regions, prints, on standard output, all pairs of regions, their intersection and points out those
with empty intersection.
sig-factor
TYPE: Bourne shell script.
SYNOPSIS: sig-factor [ -name name ] I1 O1 I2 O2 sin sig
DESCRIPTION: Generates the TSF description of a signal insertion factor, following theorem 5.6.
Position of initial state in the partition is given by sin, which must have values 0 if 2
hO2; I1i, 1 if 2 hI1; O2i, 2 if 2 hO1; I2i and 3 if 2 hI2; O2i. Signal to insert is named
sig. The generated transition system is named name, if option -name is given, or “sig-#”,
where # is a random number, otherwise.
ch-factor
TYPE: Bourne shell script.
SYNOPSIS: ch-factor [ -name name ] I1 O1 I2 O2 sin req gr
DESCRIPTION: Generates the TSF description of a genex channel insertion factor. Position of
initial state in the partition is given by sin, which must have values 0 if 2 hO2; I1i, 1 if
2 hI1; O2i, 2 if 2 hO1; I2i and 3 if 2 hI2; O2i. Request and grant signals to insert are
named req and gr, respectively. The generated transition system is named name, if option
-name is given, or “ch-#”, where # is a random number, otherwise.
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sig-ren
TYPE: C program.
SYNOPSIS: sig-ren [-ts infile] sig new
DESCRIPTION: rename signal transitions sigf+; g as newf+; g of infile (default stan-
dard input). Result printed in standard output.
ts-comp
TYPE: C program.
SYNOPSIS: ts-comp [-q] [-i infile-1] infile-2
DESCRIPTION: Compares transition systems given by infile-1 (default standard input) with
infile-2. In current version only says if they are equal or not, and do not print differences.
Option -q, meaning quiet mode, suppress any output, only returning exit status.
stg-genex
TYPE: Bourne shell script.
SYNOPSIS: stg-genex [-n name] n k [channel-options]
DESCRIPTION: Generates the STG description of a genex n  k, named name, if option -n is
used, or gx-#, where # is a random number, otherwise. The channel-options have the
form -c r g i, for c = 1; 2;    ; n, and represents channel information for channel c, r
being the name of the request signal, g the name of the grant signal and i the position of the
token in the channel cycle, 0 for a token in place hg ; r+i, 1 in place hr+; g+i, 2 in place
hg+; r i and 3 in place hr ; g i. By default, signals for channel i are called ri and gi and
i is assumed to be 0.
5.6.5 Tools Evolution
The TSF toolset was developed to support the work carried out during the thesis. In that domain we
are more interested in accessing and evaluating intermediate results than in getting the final result.
Thus, having a set of tools, each one implementing a specific task, is more useful than having a single
tool, which goes directly from the conflict specification to the final implementation. However, from
the end user point of view this can be cumbersome. But, using the set of tools, we can easily build a
working interface, preferably a graphical, user-friendly one, where the tools are integrated.
When we defined the TSF file format we had one idea in mind: making everything explicitly. Thus,
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there is an event section to declare events, a state section to declare states and a transition section to
declare transitions. The ASTG file format used by petrify does not have a section to declare places,
when describing signal transition graphs, or states, when describing state graphs. In the transition
section, new symbols appear representing either places or states. (See, for instance, the state graph
shown in figure 5.7, where the symbols starting with an x represent state names.) Explicitly making
the state declaration, parsing is made more robust. However, in most descriptions the state section
has the form of an enumeration of state names, with a common prefix. For instance, the 50 states of
a description can be named x01; x02;    ; x50. The need to write these 50 state names is unpleasant.
We have incorporated in our to do list the adaptation of the TSF file format, in order to allow the use
of ranges in the state section.
5.7 Conclusions
In chapter 4 we have analyzed non-persistent specifications and we have proposed a methodology
to make their synthesis based on the inclusion of genexes, special arbitration devices capable of
implementing an exclusion relation of k out of n. In this chapter we have evolved in order to obtain the
procedure, which systematically goes from specification to implementation. The different synthesis
steps were defined, mathematically formalized and tools have been developed to implement them.
Proofs of correctness of the different synthesis steps were presented, often in the form of proved
theorems.
The synthesis procedure assumes the existence of a component library, where the generic genex nk
is available. We have explained how to build a genex n1 from the well-known 2-input mutex, which
corresponding to the genex 2  1. Then we have proposed an implementation for the genex n  k,
based on the genex n 1.
A set of tools were developed in the Linux operating system. Each tool was constructed to carry
out a specific task, and falls down in one of two categories. In one category, tools were written as
Bourne shell scripts and are used to generate auxiliary data, like for instance the signal transition
graph description of a genex or the transition system description of a factor representing the insertion
of a genex channel into a given specification. The other category was developed in the C programming
language and is more concerned with the analysis and manipulation of transition systems. These tools
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grow on top of a common framework, which includes an object model and a function library. Data
for the examples presented along the thesis were obtained using the developed set of tools.
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Chapter 6
Conclusions
This chapter presents conclusions and summarizes the main contributions of the work described in
this thesis, namely, the definition of a methodology which enlarges the class of specifications syn-
thesizable as speed-independent asynchronous circuits. The set of tools developed to accomplish the
synthesis methodology is also summarized. Finally, we discuss possible directions for future research.
6.1 Speed Independent Circuits
Speed independent circuits appear to be a quite interesting class to work with in the asynchronous
domain. Their unbounded gate delay assumption makes them immune to technological parameter
variations. Circuits can be safely ported to newer and faster technologies. Circuits also work correctly
if some environment parameters, like operating temperatures or power supply, deviate from typical
values. Its “zero” wire delay assumption is not a severe restriction because it can be assumed for
several circuit implementation technologies. Its input-output mode of operation allows for highly
concurrent specifications. Changes on input signals are allowed without waiting for the circuit to be
completely stable. Only causal relations on the specification have to be observed. Other appealing
features, like high modularity and efficient formal verification methods, can also be mentioned.
A robust specification formalism, both at state and event levels, allied to the existence of systematic
synthesis methodologies have led to the emerging of complete automated synthesis tools. SIS [73]
and Petrify [22] are examples of them. However some circuits, like arbiters and synchronizers, are
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excluded. They present signal transition conditional relations which violate the speed independent
assumption. Non-persistences are only allowed in specifications if only input signals are involved.
Non-commutativities between input signals are only allowed if they do not violate the complete state
coding property.
6.2 Contributions
This work contributes to the synthesis of asynchronous circuits from state graph specifications in
different ways. We provide a theoretical structure to model non-persistent conflicts in state graph
specifications. This structure is used to drive a transformation process which both assigns conflicts to
external arbitration devices and generates a state graph description suitable to feed an existing speed
independent logic synthesis tool. A set of tools that aid in accomplishing the transformation process
was also developed.
6.2.1 Conflict Model
A methodology to synthesize state graph specifications containing non-persistence conflicts was pre-
sented. Supporting the methodology is a non-persistence conflict model, based on the notion of an
exclusion relation of k out of n. It represents an exclusion relation among n different concurrent re-
gions of the circuit specification, in the sense that the system can be inside of no more than k of those
n regions. Under this conflict model, non-persistence conflict states are caused by these exclusion
relations and thus we manage them controlling access to the associated concurrent regions.
A partially analog arbitration device that can fairly implement an exclusion relation of k out of n was
introduced and denominated genex. Access to n concurrent regions in an exclusion relation of k out
of n, with k < n, can be controlled by using a genex n k. The genex 2 1 corresponds to the well
known mutex, a device which can fairly implement the mutual exclusion relation. We have shown
how to build the general genex n k using genexes 2 1 as the building block.
We have also shown that a set of concurrent regions in an exclusion relation of k out of n includes, if
n > k+ 1, n exclusion relations of k out of n  1. Thus, genex insertions are based on maximal sets
of concurrent regions, which are called conflict points.
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Finally, in order to use the same model to cover both symmetric and asymmetric non-persistences,
we have introduced an extension to the common definition of region. The extension takes form with
the notion of empty region, a region without states and with a set of events being simultaneously its
input and output interfaces.
6.2.2 Transformation Process
We have presented a transformation process which, starting with a non-persistence conflict specifi-
cation, assigns the conflicts to genexes and generates a state graph description suitable to feed an
existing speed independent synthesis tool. It is driven by conflict points. Thus the transformation
process must look for conflict points and control them by the insertion of genexes.
We have presented a mechanism to find out conflict points. Analyzing a conflict specification we can
draw the non-persistence graph. Complete components in this graph are associated to conflict points
and partially define them. More specifically, from a complete component we can extract the number
and the input interfaces of the concurrent regions which represent a conflict point. We conclude the
conflict point identification using a region search mechanism.
Once a conflict point, covering one or more conflict states, is identified, it is necessary to transform the
original specification in order to put a genex controlling access to the concurrent regions associated
with that conflict point. A process to carry out such transformation was developed. It unfolds into
two phases. The first transformation phase deals with input signals involved in non-persistences. The
input signals are “stretched” and split into two signals, one of them internal to the circuit. Non-
persistences are transferred to the internal signals.
In a second phase, the original specification or the specification resulting from the first phase is
transformed in order to accommodate interaction with the genex selected to control the conflict point.
The transformation takes the simple form of a product of two state graphs and a number of transition
systems. We have shown that this transformation results in a valid state graph, which preserves the
original specification with exception of the conflict point, which is removed.
A set of tools have been developed to implement most of the steps of the transformation process.
These tools were used to produce the data for the several examples presented along the thesis.
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6.3 Future Research
Some directions for future research and developments can be devised based on the work presented in
this thesis.
State graph specifications containing non-commutative conflicts have been analyzed in order to de-
fine a methodology for their implementation as speed-independent circuits. A promising approach,
elicited the 2-channel scheduler as a good candidate to control the non-commutativities in a specifi-
cation. It is a 2-input, 2-output arbitration device, which accepts requests at any time and guarantees
grants under mutual exclusion and in arrival order. It was presented as a theoretical component and
thus a possible research line corresponds to the design of a physical implementation.
We have referred to non-commutativities situations involving only two signals, thus suggesting the
use of the 2-channel scheduler to control them. For higher order cases schedulers with more channels
must eventually be used. Their characterization and implementation must be investigated. Finally,
a methodology to systematically control all the non-commutativities existent in a specification must
also be investigated.
As already mentioned, tools were developed as a collection of command line applications, each im-
plementing a different topic of the transformation process. Access and analysis of all the intermediate
results and test of different alternatives are possible in this way. However it can be little friendly to
end users, because they must be aware of a multitude of command names. A user-friendly interface,
eventually a graphical one, can be developed to keep things together. This interface must be carefully
designed in order not to disallow the choice of possible different implementation alternatives. Prior
to that we also recommend the consolidation of the TSF toolset. The development of some tools have
caused the adjustment of the support object model used so far. However, prior developed tools were
not rebuilt to use the new object model, since their functionality was not affected.
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